The ’165 and ’LS165A are 8-bit serial shift registers that shift the data in the direction of QA toward QH when clocked. Parallel-in access to each stage is made available by eight individual, direct data inputs that are enabled by a low level at the shift/load (SH/LD\) input. These registers also feature gated clock (CLK) inputs and complementary outputs from the eighth bit. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

Clocking is accomplished through a two-input positive-NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with SH/LD\ high enables the other clock input. Clock inhibit (CLK INH) should be changed to the high level only while CLK is high. Parallel loading is inhibited as long as SH/LD\ is high. Data at the parallel inputs are loaded directly into the register while SH/LD\ is low, independently of the levels of CLK, CLK INH, or serial (SER) inputs.

• Complementary Outputs
• Direct Overriding Load (Data) Inputs
• Gated Clock Inputs
• Parallel-to-Serial Data Conversion

The SN54165 and SN74165 devices are obsolete and are no longer supplied.

• TPS51611 - 用于 IMVP6.5? CPU/GPU Vcore 的单相 D-CAP+? 模式降压控制器
• SN74LVC1G32 - 单路 2 输入正或门
• TPS719285-285 - 双路 200mA 输出、低噪声、高 PSRR LDO 线性稳压器
• SN75LBC180 - 低功耗差动线路驱动器和接收器对
• TPS60141 - 具有电池电源状态良好指示的稳压 5V 三路电压充电泵
• LM4040A30 - 3V 精密微功耗并联电压参考，0.1% 精确度
• SN74HC684 - 8 位幅度比较器
• LM4040A82 - 8.192V 精密微功耗并联电压参考，0.1% 精确度
• LP38693-ADJ - 借助陶瓷输出电容器实现稳定的 500mA 低压降 CMOS 线性稳压器，具有可调节输出
• TL16C552 - 具有 16 字节 FIFO 和并行端口的双路 UART