The '166 and 'LS166A 8-bit shift registers are compatible with most other TTL logic families. All '166 and 'LS166A inputs are buffered to lower the drive requirements to one Series 54/74 or Series 54LS/74LS standard load, respectively. Input clamping diodes minimize switching transients and simplify system design.

These parallel-in or serial-in, serial-out shift registers have a complexity of 77 equivalent gates on a monolithic chip. They feature gated clock inputs and an overriding clear input. The parallel-in or serial-in modes are established by the shift/load input. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. When low, the parallel (broadside) data inputs are enabled and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of the clock pulse through a two-input positive NOR gate permitting one input to be used as a clock-enable or clock-inhibit function. Holding either of the clock inputs high inhibits clocking; holding either low enables the other clock input. This, of course, allows the system clock to be free-running and the register can be stopped on command with the other clock input. The clock inhibit input should be changed to the high level only while the clock input is high. A buffered, direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.

• Synchronous Load
• Direct Overriding Clear
• Parallel to Serial Conversion

• SN74ALS574B - 具有三态输出的八路 D 类边沿触发器
• PCM3008 - 低电压低功耗单端模拟输入/输出 16 位立体声音频编解码器
• UCC381-3 - 单输出 LDO、1.0A、固定电压 (3.3V)、低静态电流
• SN54LVC74A - 具有清零和预设功能的双路上升沿 D 类触发器
• MSP430F6726A - MSP430F673xA、MSP430F672xA 混合信号微控制器
• UC1823 - 高速 PWM 控制器
• CD4021B-Q1 - 汽车类 CMOS 8 级静态移位寄存器
• UC28023 - 经济型高速 PWM 控制器
• DLPC3439 - 用于 DLP4710 (0.47 1080p) DMD 的 DLP 显示控制器
• CD74HC595 - 具有三态输出寄存器的 8 位移位寄存器