

- TPS65321AQPWPRQ1 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性 + 开关
- LFC789D25CDE4 - 电源管理IC - 稳压器 - 线性稳压器控制器
- BQ2084DBT-V133G4 - 集成电路(IC) > 电源管理(PMIC) > 电池管理
- BQ26220EVM-001 - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- TLV2704IPWR - 集成电路(IC) > 线性 > 放大器 > 特殊用途放大器
- TLV2464AIDG4 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- M0G3106QDGS32RQ1 - 集成电路(IC) > 嵌入式 > 微控制器
- DRV604PWPEVM - 开发板,套件,编程器 > 评估板 > 音频放大器评估板
- TPS650830ZAJR - 集成电路(IC) > 电源管理(PMIC) > 特殊用途稳压器
- TLC555QDR - 时钟-定时 - 可编程定时器和振荡器
- SN65LVDS386DGGR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TRS3243EIRHBR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TMDXEVM3503 - 开发板,套件,编程器 > 评估板 > 嵌入式 MCU、DSP 评估板
- LX4F232H5BBFIGB0 - 集成电路(IC) > 嵌入式 > 微控制器
- LM2574HVN-12/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- SN75189AD - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- SN95161BJ - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- SN74LS279ANS - 集成电路(IC) > 逻辑 > 锁存器
- TMUXHS221LVNKGR - 集成电路(IC) > 接口 > 模拟开关,多路复用器,解复用器
- SN74HC20DBR - 集成电路(IC) > 逻辑 > 门和反相器



SN54LS373-SP - 具有三态输出的八路 D 类透明锁存器
SN54LS373-SP是TI德州仪器公司的一款D类锁存器产品,SN54LS373-SP是具有三态输出的八路 D 类透明锁存器,本站介绍了SN54LS373-SP的封装应用图解、特点和优点、功能等,并给出了与SN54LS373-SP相关的TI元器件型号供参考。
SN54LS373-SP - 具有三态输出的八路 D 类透明锁存器 - D类锁存器 - 触发器/锁存器/寄存器 - 德州仪器
These 8-bit registers feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The high-impedance 3-state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pullup components. These devices are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
The eight latches of the LS373 and S373 are transparent D-type latches, meaning that while the enable (C or CLK) input is high, the Q outputs follow the data (D) inputs. When C or CLK is taken low, the output is latched at the level of the data that was set up.
The eight flip-flops of the LS374 and S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic states that were set up at the D inputs.
Schmitt-trigger buffered inputs at the enable/clock lines of the S373 and S374 devices simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output-control (OC) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.
OC\ does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered, even while the outputs are off.
- Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Clock-Enable Input Has Hysteresis to Improve Noise Rejection (S373 and S374)
- P-N-P Inputs Reduce DC Loading on Data Lines (S373 and S374)
- CSD87333Q3D - 高占空比同步降压 NexFET? 3x3 电源块
- CSD18540Q5B - 60V、N 通道 NexFET(TM) 功率 MOSFET
- CD4021B - CMOS 8 级静态移位寄存器
- TMDS251 - 2 选 1 HDMI 开关
- SN74S09 - 具有集电极开路输出的双路 2 输入正与门
- TPS22941 - 5.5V,0.08A,400mΩ,40mA 限流低电平有效负载开关
- SN74AUP1T50 - 低功耗、1.8/2.5/3.3V 输入、3.3V CMOS 输出,SN74AUP1T50
- UCC27537 - 2.5A、5A、35VMAX VDD FET 和 IGBT 单门驱动器
- TPS61232 - 具有 5A 开关的高效同步升压转换器
- SN55189A - 四路线路接收器



