These monolithic serial-in, serial-out, 8-bit shift registers utilize transistor-transistor logic (TTL) circuits and are composed of eight R-S master-slave flip-flops, input gating, and a clock driver. Single-rail data and input control are gated through inputs A and B and an interanl inverter to form the complementary inputs to the first bit of the shift register. Drive for the internal common clock line is provided by an inverting clock driver. This clock pulse inverter/driver causes these circuits to shift information one bit on the positive edge of an input clock pulse.

• For applications in:
  • Digital Computer Systems
  • Data-Handling Systems
  • Control Systems
TYPE TYPICAL MAXIMUM CLOCK FREQUENCY TYPICAL POWER DISSIPATION '91A 18 MHz 175 mW 'LS91 18 MHz 60 mW

• INA169-Q1 - 汽车级、60V、高侧、高速、电流输出电流分流监控器
• TPA0211 - 具有单声道耳机驱动的单声道 AB 类音频放大器
• TM4C1231C3PM - Tiva C 系列微控制器
• MSP430F2418 - 16 位超低功耗微控制器，具有 116KB 闪存、8KB RAM、12 位 ADC、2 个 USCI 和 HW 乘法器
• UC1825-DIE - 高速 PWM 控制器，UC1825-DIE
• TPS23757 - 高效 PoE 接口和 DC/DC 控制器
• UC1834-DIE - UC1834-DIE 高精度高速 DIFET 运算放大器
• SN74F299 - 通用移位/存储寄存器
• CD74HC4067 - 高速 CMOS 16 通道模拟多路复用器/多路解复用器
• LP2985A-50 - 具有关断状态和 1% 容限的 150mA 低噪声低压降稳压器