These synchronous presettable counters feature an internal carry look-ahead for cascading in high speed counting applications. The 'LS169B and 'S169 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs (ENP\, ENT\) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input ENT\ is fed forward to enable the carry output. The carry output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the QA output when counting up and approximately equal to the low portion of the QA output when counting down. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the ENP\ or ENT\ inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP\, ENT\, LOAD\, U/D\) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

• Programmable Look-Ahead Up/Down Binary Counters
• Fully Synchronous Operation for Counting and Programming
• Internal Look-Ahead for Fast Counting
• Carry Output for n-Bit Cascading
• Fully Independent Clock Circuit

• MSP430F6730A - MSP430F673xA、MSP430F672xA 混合信号微控制器
• TPS60402 - 具有固定 50kHz 操作的 60mA 充电泵电压反向器
• SN74AHC273 - 具有清零功能的八路 D 类触发器
• ADS1278 - 八路、144kHz、24 位同步采样 Σ-Δ ADC
• TLC5952 - 具有全局亮度控制和 LED 开路/短路检测功能的 24 通道恒流 LED 驱动器
• LMK01020 - 1.6 GHz High Performance Clock Buffer, Divider, and Distributor
• ADS5402 - 2 通道 800MSPS ADC
• SN65HVD75 - 3.3V 电源 RS-485
• UC2845 - 电流模式 PWM 控制器
• MSP430F425A - 16 位超低功率微控制器，具有 16KB 闪存、512B RAM、Σ-Δ ADC、128 段 LCD