

- TLV61070AEVM-095 - 开发板,套件,编程器 > 评估板 > DC/DC 和 AC/DC(离线)SMPS 评估板
- TLVH431ACDBVRG4 - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- LM4040CIZ-10.0 - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- TL331LVDBVR - 集成电路(IC) > 线性 > 比较器
- LMC6061IM - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TPS568215RNNT - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- SN74LVC2952ANSRG4 - 逻辑 - 缓冲器,驱动器,接收器,收发器
- 74LVCH16245ADGGRG4 - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- SN74LVC827ANSRG4 - 逻辑 - 缓冲器,驱动器,接收器,收发器
- LM2574MX-3.3/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- TPS3899PL16DSERQ1 - 集成电路(IC) > 电源管理(PMIC) > 监控器
- UCD90240EVM - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- TLC271AIP - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LM2677SD-12/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- COP8SGR728M7 - 嵌入式 - 微控制器
- MAX3238ECDBR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- BQ24010EVM - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- PT5123N - 直流转换器
- SN74BCT125ADR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- LM2840XMK-ADJL/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器



SN54S374 - 具有三态输出的八路 D 类上升沿触发器
SN54S374是TI德州仪器公司的一款D类触发器产品,SN54S374是具有三态输出的八路 D 类上升沿触发器,本站介绍了SN54S374的封装应用图解、特点和优点、功能等,并给出了与SN54S374相关的TI元器件型号供参考。
SN54S374 - 具有三态输出的八路 D 类上升沿触发器 - D类触发器 - 触发器/锁存器/寄存器 - 德州仪器
These 8-bit registers feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The high-impedance 3-state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pullup components. These devices are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
The eight latches of the LS373 and S373 are transparent D-type latches, meaning that while the enable (C or CLK) input is high, the Q outputs follow the data (D) inputs. When C or CLK is taken low, the output is latched at the level of the data that was set up.
The eight flip-flops of the LS374 and S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic states that were set up at the D inputs.
Schmitt-trigger buffered inputs at the enable/clock lines of the S373 and S374 devices simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output-control (OC) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.
OC\ does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered, even while the outputs are off.
- Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Clock-Enable Input Has Hysteresis to Improve Noise Rejection (S373 and S374)
- P-N-P Inputs Reduce DC Loading on Data Lines (S373 and S374)
- TPS22965 - 具有控制启动功能的超低 rON、6A 负载开关
- TPS62205 - 采用 SOT-23 封装的 2.5V 300mA 输出的 95% 效率步降转换器
- LP2997 - DDR-II 终止稳压器
- UCC24650 - Output Voltage Monitor with Wake-Up Alarm Signaling
- TPS62233 - 采用 1 x 1.5mm SON 封装的 3MHz、500mA 降压转换器
- TS3A44159-DIE - 四路 SPDT 模拟开关 具有两个控制输入的四通道 2:1 多路复用器/多路解复用器
- TAS5122 - 50W 立体声数字放大器功率级
- DRV2604 - 用于具有智能控制引擎的 ERM 与 LRA 的触觉驱动器
- SN74AHC174 - 具有清零功能的六路 D 类触发器
- SN54ACT8997 - 具有 4 位识别总线的扫描路径连接器



