

- UCC3808DTR-2 - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- TPS62003DGS - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- LM5073MHX/NOPB - 集成电路(IC) > 电源管理(PMIC) > 以太网供电(PoE)控制器
- SN74AC11IPWRQ1 - 集成电路(IC) > 逻辑 > 门和反相器
- TPS62916QRPYRQ1 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- SN74AHC7541QDGSRQ1 - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- CD74HC4049PWT - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- MSP430F1121AIRGER - 集成电路(IC) > 嵌入式 > 微控制器
- XTR108TDD1 - 集成电路(IC) > 接口 > 传感器和检测器接口
- SN74AHC594DBR - 集成电路(IC) > 逻辑 > 移位寄存器
- TPS259850RQPR - 集成电路(IC) > 电源管理(PMIC) > 电流调节/管理
- TLC2252AQDG4 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- CC1120RHBT - 射频和无线 > 射频收发器 IC
- LM358ADGKRG4 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SN74ALVC08DR - 集成电路(IC) > 逻辑 > 门和反相器
- THS1031CDWR - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- TPS65070RSLR - 集成电路(IC) > 电源管理(PMIC) > 电源管理 - 专用
- TPS61288RQQR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- CD74HC151E - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- PCM5242RHBT - 集成电路(IC) > 数据采集 > ADC/DAC - 特殊用途



SN54S374 - 具有三态输出的八路 D 类上升沿触发器
SN54S374是TI德州仪器公司的一款D类触发器产品,SN54S374是具有三态输出的八路 D 类上升沿触发器,本站介绍了SN54S374的封装应用图解、特点和优点、功能等,并给出了与SN54S374相关的TI元器件型号供参考。
SN54S374 - 具有三态输出的八路 D 类上升沿触发器 - D类触发器 - 触发器/锁存器/寄存器 - 德州仪器
These 8-bit registers feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The high-impedance 3-state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pullup components. These devices are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
The eight latches of the LS373 and S373 are transparent D-type latches, meaning that while the enable (C or CLK) input is high, the Q outputs follow the data (D) inputs. When C or CLK is taken low, the output is latched at the level of the data that was set up.
The eight flip-flops of the LS374 and S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic states that were set up at the D inputs.
Schmitt-trigger buffered inputs at the enable/clock lines of the S373 and S374 devices simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output-control (OC) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.
OC\ does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered, even while the outputs are off.
- Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Clock-Enable Input Has Hysteresis to Improve Noise Rejection (S373 and S374)
- P-N-P Inputs Reduce DC Loading on Data Lines (S373 and S374)
- DAC5662A - 12 位 275 MSPS 双路数模转换器
- ADS1606 - 具有 FIFO 的 16 位 5MSPS 单通道 Δ-Σ ADC 单端
- TIBPAL16R8-30M - 低功耗高性能 Impact PAL 电路
- REF5040-EP - 增强型产品低噪声、极低漂移、高精度电压基准
- TMS320VC5402 - 数字信号处理器
- SN65LVDS31 - 四路 LVDS 发送器
- SN74LV8153 - 串行至并行接口
- TPS2817 - 具有源上拉和内部稳压器的同向高速 MOSFET 驱动器
- LM3466 - Smart Linear LED Driver for Multi-Channel LED Systems
- TPS54626 - 4.5V 至 18V 输入、6.5A 同步降压转换器



