SN65LVDS109是TI公司的一款LVDSPHY(<800Mbps)产品，SN65LVDS109是双路 4 端口 LVDS 中继器，本页介绍了SN65LVDS109的产品说明、应用、特性等，并给出了与SN65LVDS109相关的TI元器件型号供参考。
SN65LVDS109 - 双路 4 端口 LVDS 中继器 - LVDSPHY(<800Mbps) - LVDS/M-LVDS/ECL/CML - TI公司（Texas Instruments，德州仪器）
The SN65LVDS109 and SN65LVDS117 are configured as two identical banks, each bank having one differential line receiver connected to either four ('109) or eight ('117) differential line drivers. The outputs are arranged in pairs having one output from each of the two banks. Individual output enables are provided for each pair of outputs and an additional enable is provided for all outputs.
The line receivers and line drivers implement the electrical characteristics of low-voltage differential signaling (LVDS). LVDS, as specified in EIA/TIA-644, is a data signaling technique that offers low power, low noise emission, high noise immunity, and high switching speeds. (Note: The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media, the noise coupling to the environment, and other system characteristics.)
The intended application of these devices, and the LVDS signaling technique, is for point-to-point or point-to-multipoint (distributed simplex) baseband data transmission on controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The large number of drivers integrated into the same silicon substrate, along with the low pulse skew of balanced signaling, provides extremely precise timing alignment of the signals being repeated from the inputs. This is particularly advantageous for implementing system clock and data distribution trees.
The SN65LVDS109 and SN65LVDS117 are characterized for operation from –40°C to 85°C.
- Two Line Receivers and Eight ('109) or Sixteen ('117) Line Drivers Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard
- Typical Data Signaling Rates to 400 Mbps or Clock Frequencies to 400 MHz
- Outputs Arranged in Pairs From Each Bank
- Enabling Logic Allows Individual Control of Each Driver Output Pair, Plus All Outputs
- Low-Voltage Differential Signaling With Typical Output Voltage of 350 mV and a 100- Load
- Electrically Compatible With LVDS, PECL, LVPECL, LVTTL, LVCMOS, GTL, BTL, CTT, SSTL, or HSTL Outputs With External Termination Networks
- Propagation Delay Times < 4.5 ns
- Output Skew Less Than 550 psBank Skew Less Than150 ps Part-to-Part Skew Less Than 1.5 ns
- Total Power Dissipation Typically <500 mW With All Ports Enabled and at 200 MHz
- Driver Outputs or Receiver Input Equals High Impedance When Disabled or With
下面可能是您感兴趣的TI公司LVDSPHY(<800Mbps)元器件
- CD74HCT157 - 高速 CMOS 逻辑四路 2 输入多路复用器
- TS3USB221 - 具有单使能端的高速 USB 2.0 (480Mbps) 1:2 多路复用器/多路解复用器开关
- SM74104 - High Voltage Half-Bridge Gate Driver with Adaptive Delay
- TPS59650 - 双通道（3 相 CPU / 2 相 GPU）SVID，D-CAP+TM 降压控制器，适用于
- TMS320VC5510A - 定点数字信号处理器
- UC2853A - 高功率因数前置稳压器
- TPS43330-Q1 - 汽车类低 Iq、单路升压、双路同步降压控制器电源管理 IC (PMIC)
- LM20134 - 汽车级可选且带输入同步的 2.95-5.5V、4A、电流模式同步降压稳压器
- SN74V3680 - 16384 x 36 同步 FIFO 存储器
- TPS75318-EP - 增强型产品快速瞬态响应 1.5A 低压降稳压器
