SN65LVDS95-EP - 增强型产品 Lvds Serdes 发送器

SN65LVDS95-EP是TI德州仪器公司的一款BLVDS/LVDS串行器/解串器(<100MHz)产品，SN65LVDS95-EP是增强型产品 Lvds Serdes 发送器，本站介绍了SN65LVDS95-EP的封装应用图解、特点和优点、功能等，并给出了与SN65LVDS95-EP相关的TI元器件型号供参考。

SN65LVDS95-EP - 增强型产品 Lvds Serdes 发送器 - BLVDS/LVDS串行器/解串器(<100MHz) - 串行器、解串器 - 德州仪器

产品描述

The SN65LVDS95 LVDS serdes (serializer/deserializer) transmitter contains three 7-bit parallel-load serial-out shift registers, a 7× clock synthesizer, and four low-voltage differential signaling (LVDS) line drivers in a single integrated circuit. These functions allow 21 bits of single-ended LVTTL data to be synchronously transmitted over 4 balanced-pair conductors for receipt by a compatible receiver, such as the SN65LVDS96.

When transmitting, data bits D0 through D20 are each loaded into registers of the SN65LVDS95 on the rising edge of the input clock signal (CLKIN). The frequency of CLKIN is multiplied seven times and then used to serially unload the data registers in 7-bit slices. The three serial streams and a phase-locked clock (CLKOUT) are then output to LVDS output drivers. The frequency of CLKOUT is the same as the input clock, CLKIN.

The SN65LVDS95 requires no external components and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with data transmission transparent to the user(s). The only user intervention is the possible use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS output drivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

产品特性

Controlled Baseline
- One Assembly/Test Site, One Fabrication Site
Enhanced Diminishing Manufacturing Sources (DMS) Support
Enhanced Product-Change Notification
Qualification Pedigree
21:3 Data Channel Compression at up to 1.36 Gigabits per Second Throughput
Suited for Point-to-Point Subsystem Communication With Very Low EMI
21 Data Channels Plus Clock in Low-Voltage TTL and 3 Data Channels Plus Clock Out Low-Voltage Differential
Operates From a Single 3.3-V Supply and 250 mW (Typ)
5-V Tolerant Data Inputs
’LVDS95 Has Rising Clock Edge Triggered Inputs
Bus Pins Tolerate 6-kV HBM ESD
Packaged in Thin Shrink Small-Outline Package With 20 Mil Terminal Pitch
Consumes <1 mW When Disabled
Wide Phase-Lock Input Frequency Range 20 MHz to 68 MHz
No External Components Required for PLL
Inputs Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard
Industrial Temperature Qualified TA = –40°C to 85°C
Replacement for the National DS90CR215

Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

下面可能是您感兴趣的TI德州仪器公司BLVDS/LVDS串行器/解串器(<100MHz)元器件

TI公司产品现货专家，订购TI公司产品不限最低起订量，TI芯片大陆现货即时发货，香港库存3-5天发货，海外库存7-10天发货

寻找全球TI代理商现货货源 - TI公司（德州仪器）电子元件在线订购