

- LM2904DG4 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SN74ABT2952ADW - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- TLV9062IDR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TL2843BD - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- SN74GTLPH16912VR - 集成电路(IC) > 逻辑 > 通用总线功能
- TLV3502AIDCNTG4 - 集成电路(IC) > 线性 > 比较器
- LP2985IBL-3.0 - 电源管理IC - 稳压器 - 线性
- SN74LV240ADWR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- SN74ABT16640DL - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- SN74ALVC7814-40DLR - 集成电路(IC) > 逻辑 > FIFO 存储器
- MSP430F4351IPZR - 集成电路(IC) > 嵌入式 > 微控制器
- OPA111BM - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LMK61PDEVM - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- TPS3840DL19DBVR - 集成电路(IC) > 电源管理(PMIC) > 监控器
- LP2966IMMX-3030 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- LM2900D - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SN74HC573AQDWRQ1 - 集成电路(IC) > 逻辑 > 锁存器
- SN74ACT10N - 集成电路(IC) > 逻辑 > 门和反相器
- REG102UA-AG4 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- TLC2272IDR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器



SN74ABT574A - 具有三态输出的八路边沿 D 类触发器
SN74ABT574A是TI德州仪器公司的一款D类触发器产品,SN74ABT574A是具有三态输出的八路边沿 D 类触发器,本站介绍了SN74ABT574A的封装应用图解、特点和优点、功能等,并给出了与SN74ABT574A相关的TI元器件型号供参考。
SN74ABT574A - 具有三态输出的八路边沿 D 类触发器 - D类触发器 - 触发器/锁存器/寄存器 - 德州仪器
These 8-bit flip-flops feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
The eight flip-flops of the SN54ABT574 and SN74ABT574A are edge-triggered D-type flip-flops. On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.
A buffered output-enable (OE)\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.
OE\ does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE\ should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
- Typical VOLP (Output Ground Bounce) <1 V at VCC = 5 V, TA = 25°C
- High-Drive Outputs (32-mA IOH, 64-mA IOL)
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- ADC121S101 - 单通道、0.5 至 1 Msps、12 位 A/D 转换器
- CD54HC564 - 具有三态输出的高速 CMOS 逻辑八路 D 类上升沿反向触发器
- SN54LS151 - 数据选择器/多路复用器
- CDC421A106 - 完全集成的固定频率低抖动晶振时钟发生器
- DAC0808 - 8 位 D/A 转换器
- TPS2066-1 - Current-Limited, Power-Distribution Switches
- TPS3808G01 - 低静态电流可编程延迟监控电路
- ADCS7476 - 采用 SOT-23 和 LLP 封装的 1MSPS、12-/10-/8 位 A/D 转换器
- ADS7042 - 业界最小和功耗最低的具有 SPI 接口的 12 位、1 Msps SAR ADC
- ADS8481 - 具有 Ref 引脚的 18 位 1MSPS 并行 ADC



