TI,TI公司,TI代理商
TI(德州仪器)| TI产品型号搜索
专营TI元器件,强大的现货交付能力,解决您的采购难题
全流程提供TI现货供应链服务
当前位置:TI公司 > > TI芯片 >> SN74ABTH182504A
SN74ABTH182504A技术文档下载:
SN74ABTH182504A技术文档产品手册下载
SN74ABTH182504A - 产品图解:
SN74ABTH182504A-具有 20 位通用总线收发器的扫描测试设备
承诺原装正品
专营TI,真正优化您的供应链
TI产品 - SN74ABTH182504A介绍
SN74ABTH182504A - 具有 20 位通用总线收发器的扫描测试设备

SN74ABTH182504A是TI公司的一款边界扫描(JTAG)逻辑产品,SN74ABTH182504A是具有 20 位通用总线收发器的扫描测试设备,本页介绍了SN74ABTH182504A的产品说明、应用、特性等,并给出了与SN74ABTH182504A相关的TI元器件型号供参考。

SN74ABTH182504A - 具有 20 位通用总线收发器的扫描测试设备 - 边界扫描(JTAG)逻辑 - 特殊逻辑 - TI公司(Texas Instruments,德州仪器)

产品描述

The 'ABTH18504A and 'ABTH182504A scan test devices with 20-bit universal bus transceivers are members of the Texas Instruments SCOPETM testability integrated-circuit family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

In the normal mode, these devices are 20-bit universal bus transceivers that combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, or clocked modes. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary-test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPETM universal bus transceivers.

Data flow in each direction is controlled by output-enable ( and ), latch-enable (LEAB and LEBA), clock-enable ( and ), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A-bus data is latched while is high and/or CLKAB is held at a static low or high logic level. Otherwise, if LEAB is low and is low, A-bus data is stored on a low-to-high transition of CLKAB. When is low, the B outputs are active. When is high, the B outputs are in the high-impedance state. B-to-A data flow is similar to A-to-B data flow, but uses the , LEBA, , and CLKBA inputs.

In the test mode, the normal operation of the SCOPETM universal bus transceivers is inhibited, and the test circuitry is enabled to observe and control the I/O boundary of the device. When enabled, the test circuitry performs boundary-scan test operations according to the protocol described in IEEE Standard 1149.1-1990.

Four dedicated test pins observe and control the operation of the test circuitry: test data input (TDI), test data output (TDO), test mode select (TMS), and test clock (TCK). Additionally, the test circuitry performs other testing functions such as parallel-signature analysis (PSA) on data inputs and pseudo-random pattern generation (PRPG) from data outputs. All testing and scan operations are synchronized to the TAP interface.

Improved scan efficiency is accomplished through the adoption of a one boundary-scan cell (BSC) per I/O pin architecture. This architecture is implemented in such a way as to capture the most pertinent test data. A PSA/COUNT instruction also is included to ease the testing of memories and other circuits where a binary count addressing scheme is useful.

Active bus-hold circuitry holds unused or floating data inputs at a valid logic level.

The B-port outputs of 'ABTH182504A, which are designed to source or sink up to 12 mA, include 25- series resistors to reduce overshoot and undershoot.

The SN54ABTH18504A and SN54ABTH182504A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABTH18504A and SN74ABTH182504A are characterized for operation from -40°C to 85°C.

A-to-B data flow is shown. B-to-A data flow is similar but uses OEBA\, LEBA, CLKENBA\, and CLKBA.

Output level before the indicated steady-state input conditions were established

产品特性

  • Members of the Texas Instruments SCOPETM Family of Testability Products
  • Members of the Texas Instruments WidebusTM Family
  • Compatible With the IEEE Standard 1149.1-1990 (JTAG) Test Access Port and Boundary-Scan Architecture
  • UBT TM (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Mode
  • Bus Hold on Data Inputs Eliminates the Need for External Pullup Resistors
  • B-Port Outputs of 'ABTH182504A Devices Have Equivalent 25- Series Resistors, So No External Resistors Are Required
  • State-of-the-Art EPIC-IIB TM BiCMOS Design
  • One Boundary-Scan Cell Per I/O Architecture Improves Scan Efficiency
  • SCOPE TM Instruction Set
    • IEEE Standard 1149.1-1990 Required Instructions and Optional CLAMP and HIGHZ
    • Parallel-Signature Analysis at Inputs
    • Pseudo-Random Pattern Generation From Outputs
    • Sample Inputs/Toggle Outputs
    • Binary Count From Outputs
    • Device Identification
    • Even-Parity Opcodes
  • Packaged in 64-Pin Plastic Thin Quad Flat (PM) Packages Using 0.5-mm Center-to-Center Spacings and 68-Pin Ceramic Quad Flat (HV) Packages Using 25-mil Center-to-Center Spacings

SCOPE, Widebus, UBT, and EPIC-IIB are trademarks of Texas Instruments Incorporated.

下面可能是您感兴趣的TI公司边界扫描(JTAG)逻辑元器件
  • LM10506 - 三路降压 + LDO 电源管理 IC (PMIC)
  • CD74HCT373 - 具有三态输出的高速 CMOS 逻辑八路透明锁存器
  • INA2137 - 音频差动线路接收器、+-6dB(G=1/2 或 2)
  • SN65HVD102 - 用于器件节点的 IO-LINK PHY
  • SN54LVC374A - 具有三态输出的八路边沿 D 类触发器
  • LM323-N - 3 A、5 V 正电压稳压器
  • CD74HC30 - 高速 CMOS 逻辑 8 输入与非门
  • TPS62173 - 采用 2x2 QFN 封装的 3-17V 0.5A 降压转换器
  • TRS3318E - 具有 +/-15KV ESD 保护的 2.5V 460Kbps RS-232 收发器
  • CDC924 - 具有三态输出的 PC 主板 133MHz 时钟合成器
  • 节约时间成本,提高采购效率,TI官网授权代理
    TI公司|TI德州仪器|德州仪器TI公司代理商|TI芯片代理商
    TI公司产品现货专家,订购TI公司产品不限最低起订量,TI产品大陆现货即时发货,香港库存3-5天发货,海外库存7-10天发货
    寻找全球TI代理商现货货源 - TI公司(德州仪器)电子元件在线订购