

- 5962-9088104QPA - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SN74AUP1T58DCKT - 集成电路(IC) > 逻辑 > 转换器,电平移位器
- TPA1517DWPR - 集成电路(IC) > 线性 > 放大器 > 音频放大器
- SN65LVDM1676DGG - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TM4C123BH6PMI7R - 集成电路(IC) > 嵌入式 > 微控制器
- TL497J - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- AFE4432YCHT - 集成电路(IC) > 数据采集 > 模拟前端(AFE)
- TCA9535RTWR - 集成电路(IC) > 接口 > I/O 扩展器
- PCM3794RHBT - 集成电路(IC) > 接口 > 编解码器
- LP2985AIM5X-3.6/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- MSP430F168IPMR - 集成电路(IC) > 嵌入式 > 微控制器
- LMT85DCKT - 传感器,变送器 > 温度传感器 > 模拟和数字输出
- 2U3836E18QDBVRG4Q1 - 集成电路(IC) > 电源管理(PMIC) > 监控器
- SN75182NSR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- SN74BCT125AN - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- UC3637DW - 集成电路(IC) > 电源管理(PMIC) > 电机驱动器,控制器
- LMK1D1208RHDT - 集成电路(IC) > 时钟/定时 > 时钟缓冲器,驱动器
- INA200AQDGKRQ1 - 集成电路(IC) > 电源管理(PMIC) > 电流调节/管理
- MSP430G2101IPW4Q1 - 嵌入式 - 微控制器
- ADS8865IDGS - 集成电路(IC) > 数据采集 > 模数转换器(ADC)



SN74GTLPH1645 - 16 位 LVTTL 到 GTLP 可调节边沿速率总线收发器
SN74GTLPH1645是TI德州仪器公司的一款无产品,SN74GTLPH1645是16 位 LVTTL 到 GTLP 可调节边沿速率总线收发器,本站介绍了SN74GTLPH1645的封装应用图解、特点和优点、功能等,并给出了与SN74GTLPH1645相关的TI元器件型号供参考。
SN74GTLPH1645 - 16 位 LVTTL 到 GTLP 可调节边沿速率总线收发器 - 无 - 背板逻辑器件(GTL/TTL/BTL/ECL收发器/转换器) - 德州仪器
The SN74GTLPH1645 is a high-drive, 16-bit bus transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. It is partitioned as two 8-bit transceivers. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC circuitry, and TI-OPC circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The high drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 11 .
GTLP is the Texas Instruments derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH1645 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either GTL (VTT = 1.2 V and VREF = 0.8 V) or GTLP (VTT = 1.5 V and VREF = 1 V) signal levels.
Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. VREF is the B-port differential input reference voltage.
This device is fully specified for live-insertion applications using Ioff, power-up 3-state, and BIAS VCC. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS VCC circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.
This GTLP device features TI-OPC circuitry, which actively limits the overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.
High-drive GTLP backplane interface devices feature adjustable edge-rate control (ERC\). Changing the ERC\ input voltage between GND and VCC adjusts the B-port output rise and fall times.This allows the designer to optimize system data-transfer rate and signal integrity to the backplane load.
Active bus-hold circuitry holds unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.
When VCC is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (OE\) input should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
- Member of the Texas Instruments Widebus Family
- TI-OPC Circuitry Limits Ringing on Unevenly Loaded Backplanes
- OEC Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- Bidirectional Interface Between GTLP Signal Levels and LVTTL Logic Levels
- LVTTL Interfaces Are 5-V Tolerant
- High-Drive GTLP Outputs (100 mA)
- LVTTL Outputs (\x9624 mA/24 mA)
- Variable Edge-Rate Control (ERC\) Input Selects GTLP Rise and Fall Times for Optimal Data-Transfer Rate and Signal Integrity in Distributed Loads
- Ioff, Power-Up 3-State, and BIAS VCC Support Live Insertion
- Bus Hold on A-Port Data Inputs
- Distributed VCC and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
OEC, TI-OPC, and Widebus are trademarks of Texas Instruments.
- CD74ACT273 - 具有复位功能的八路 D 类触发器
- TS3USB30E - 具有单独使能和 ESD 保护的高速 USB 2.0 1:2 多路复用/多路解复用开关
- TXS4558 - 双 SIM 卡电源,配备电平转换器和专用双路 LDO
- TPS3307-18 - 三路处理器监控电路
- MSP430F5252 - MSP430F5259 混合信号微控制器
- BQ24075-Q1 - 汽车类 USB 供能的锂离子电池充电器和电源路径管理 IC,5.5V 输出电压
- UC3527A - 稳压脉宽调制器
- REF2025 - 双输出 Vref 和 Vref/2 电压参考
- CD54HC4094 - 具有 3 级输出的高速 CMOS 逻辑 8 级移位和存储总线寄存器
- CDC3RL02 - 双通道方波/正弦-方波时钟缓冲器



