

- MSP430F2419TZQWR - 集成电路(IC) > 嵌入式 > 微控制器
- SN74HC21DR - 集成电路(IC) > 逻辑 > 门和反相器
- TMDXEVM437X - 开发板,套件,编程器 > 评估板 > 嵌入式 MCU、DSP 评估板
- TPS628132DQWRWYRQ1 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- UA7805CKC - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- SN74LVC1G3157YEPR - 集成电路(IC) > 接口 > 模拟开关,多路复用器,解复用器
- V62/22601-07XE - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- TS12A4514P - 集成电路(IC) > 接口 > 模拟开关,多路复用器,解复用器
- LM3687TL-1812/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性 + 开关
- SN74LVC07APW - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- TPS54361QDPRTQ1 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- TPS22950CDDCR - 集成电路(IC) > 电源管理(PMIC) > 配电开关,负载驱动器
- LMS1587CSX-3.3/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- SN74AC257PWRQ1 - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- LMZ31710RVQT - 板安装电源 > 直流转换器
- BQ27505YZGR-J4 - 集成电路(IC) > 电源管理(PMIC) > 电池管理
- SN74AUC32374GKER - 集成电路(IC) > 逻辑 > 触发器
- SN74AHCT573DWR - 集成电路(IC) > 逻辑 > 锁存器
- SN74LVC574ARGYR - 集成电路(IC) > 逻辑 > 触发器
- TMS320C6205DZWT200 - 集成电路(IC) > 嵌入式 > DSP(数字信号处理器)



SN74GTLPH16912 - 18 位 LVTTL 到 GTLP 通用总线收发器
SN74GTLPH16912是TI德州仪器公司的一款无产品,SN74GTLPH16912是18 位 LVTTL 到 GTLP 通用总线收发器,本站介绍了SN74GTLPH16912的封装应用图解、特点和优点、功能等,并给出了与SN74GTLPH16912相关的TI元器件型号供参考。
SN74GTLPH16912 - 18 位 LVTTL 到 GTLP 通用总线收发器 - 无 - 背板逻辑器件(GTL/TTL/BTL/ECL收发器/转换器) - 德州仪器
The SN74GTLPH16912 is a medium-drive, 18-bit UBT transceiver that provides LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. It allows for transparent, latched, clocked, and clock-enabled modes of data transfer. The device provides a high-speed interface between cards operating at LVTTL logic levels and a backplane operating at GTLP signal levels. High-speed (about three times faster than standard TTL or LVTTL) backplane operation is a direct result of GTLP's reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC circuitry, and TI-OPC circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have been designed and tested using several backplane models. The medium drive allows incident-wave switching in heavily loaded backplanes with equivalent load impedance down to 19 .
GTLP is the Texas Instruments (TI) derivative of the Gunning Transceiver Logic (GTL) JEDEC standard JESD 8-3. The ac specification of the SN74GTLPH16912 is given only at the preferred higher noise-margin GTLP, but the user has the flexibility of using this device at either GTL (VTT = 1.2 V and VREF = 0.8 V) or GTLP (VTT = 1.5 V and VREF = 1 V) signal levels.
Normally, the B port operates at GTLP signal levels. The A-port and control inputs operate at LVTTL logic levels, but are 5-V tolerant and are compatible with TTL and 5-V CMOS inputs. VREF is the B-port differential input reference voltage.
This device is fully specified for live-insertion applications using Ioff, power-up 3-state, and BIAS VCC. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict. The BIAS VCC circuitry precharges and preconditions the B-port input/output connections, preventing disturbance of active data on the backplane during card insertion or removal, and permits true live-insertion capability.
This GTLP device features TI-OPC circuitry, which actively limits overshoot caused by improperly terminated backplanes, unevenly distributed cards, or empty slots during low-to-high signal transitions. This improves signal integrity, which allows adequate noise margin to be maintained at higher frequencies.
Active bus-hold circuitry holds unused or undriven LVTTL data inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.
When VCC is between 0 and 1.5 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.5 V, the output-enable (OE\) input should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
- Member of Texas Instruments' Widebus Family
- UBT Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, and Clock-Enabled Modes
- TI-OPC Circuitry Limits Ringing on Unevenly Loaded Backplanes
- OEC Circuitry Improves Signal Integrity and Reduces Electromagnetic Interference
- Bidirectional Interface Between GTLP Signal Levels and LVTTL Logic Levels
- LVTTL Interfaces Are 5-V Tolerant
- Medium-Drive GTLP Outputs (50 mA)
- LVTTL Outputs (\x9624 mA/24 mA)
- GTLP Rise and Fall Times Designed for Optimal Data-Transfer Rate and Signal Integrity in Distributed Loads
- Ioff, Power-Up 3-State, and BIAS VCC Support Live Insertion
- Bus Hold on A-Port Data Inputs
- Distributed VCC and GND Pins Minimize High-Speed Switching Noise
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
OEC, TI, TI-OPC, UBT, and Widebus are trademarks of Texas Instruments.
- TPS2555 - 精密可调节的限流配电开关
- TPS2013 - 2.6A 2.7 至 5.5V 单路高侧 MOSFET 开关 IC,无故障报告,工作态低电平启用
- TLV1117LV - 1A 固定正电压低压降稳压器
- DCR012405 - 微型 1W 隔离稳压 DC/DC 转换器
- TXB0302 - 2 位双向电压电平转换器
- LM2776 - LM2776 开关电容逆变器
- SN75LBC173A - 四路 RS-485 差动线路接收器
- SN75179B - 差动驱动器和接收器对
- TLV5627 - 8 位 3us 四路 DAC,具有串行输入、低功耗、H/W 或 S/W 关断状态
- REF3318 - 30ppm/C 漂移、3.9uA、SOT23-3、SC70-3 电压基准



