These synchronous 4-bit up/down binary presettable counters feature an internal carry look-ahead circuitry for cascading in high-speed counting applications. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enable (, ) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is, they may be preset to either level. The load-input circuitry allows loading with the carry-enable output of cascaded counters. Because loading is synchronous, setting up a low level at the load (LOAD\) input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The internal carry look-ahead circuitry provides for cascading counters for n-bit synchronous application without additional gating. and inputs and a ripple-carry output () are instrumental in accomplishing this function. Both and must be low to count. The direction of the count is determined by the level of the up/down (U/D\) input. When U/D\ is high, the counter counts up; when low, it counts down. is fed forward to enable . , thus enabled, produces a low-level pulse while the count is zero (all inputs low) counting down or maximum (15) counting up. This low-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at or are allowed regardless of the level of the clock input. All inputs are diode clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (, , , or U/D\) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

The SN54ALS169B and SN54AS169A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS169B and SN74AS169A are characterized for operation from 0°C to 70°C.

• Fully Synchronous Operation for Counting and Programming
• Internal Carry Look-Ahead Circuitry for Fast Counting
• Carry Output for n-Bit Cascading
• Fully Independent Clock Circuit
• Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

• DS89C386 - 12 通道 CMOS 差动线路接收器
• UCC383-5 - 单输出 LDO、3.0A、固定电压 (5.0V)、反向电流保护、热关断
• DS125DF1610 - 9.8 至 12.5 Gbps 16 通道重定时器
• DS90LV032AQML-SP - 3V LVDS Quad CMOS Differential Line Receiver
• ADS8331 - 2.7V-5.5V 16 位 500KSPS 低功耗串行 ADC
• LMK02002 - 具有集成 PLL 的精密时钟分配器
• LM26420 - 双路 2.0A，高效同步降压 DC-DC 稳压器
• BQ24297 - 具有 Narrow VDC 电源路径管理的 I2C 控制 3A 单节 USB 充电器
• ADS5444 - 13 位 250MSPS ADC
• SN54ACT86 - 四路 2 输入异或门