This octal transparent D-type latch features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

While the latch-enable (LE) input is high, the Q outputs respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up.

A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

• Qualified for Automotive Applications
• Wide Operating Voltage Range of 2 V to 6 V
• High-Current 3-State Outputs Drive Bus Lines Directly or up to 15 LSTTL Loads
• Low Power Consumption, 80-µA Max ICC
• Typical tpd = 21 ns
• ±6-mA Output Drive at 5 V
• Low Input Current of 1 µA Max
• Bus-Structured Pinout

• CD4011B-MIL - CMOS 四路 2 输入与非门
• CSD97395Q4M - CSD97395Q4M 同步降压 NexFET? 功率级
• TLK6201EA - 1Gbps 至 6.25Gbps 电缆和 PC 主板均衡器
• DS92LV16 - 16 位总线 LVDS 串行器/解串器 - 25 - 80 MHz
• DS26C31M - CMOS Quad TRI STATE Differential Line Drivers
• TPS65290 - 超低功耗 PMU
• ADS1202 - 电流并联 Δ-Σ 调制器，具有 10MHz 时钟、+/-250mV 输入 和 16 位分辨率
• TL16C554A - 具有 16 字节 FIFO 的四路 UART
• UCC28C41 - BiCMOS 低功耗电流模式 PWM 控制器
• CD4066B-MIL - CMOS 四路双向开关