

- SN74LVCH244APWRE4 - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- SN74AC14D - 集成电路(IC) > 逻辑 > 门和反相器
- 74F10DC - 集成电路(IC) > 逻辑 > 门和反相器
- LM3S2965-EQC50-A2 - 集成电路(IC) > 嵌入式 > 微控制器
- SN74LVTH18514DGGR - 集成电路(IC) > 逻辑 > 通用总线功能
- JM38510/65701B2A - 集成电路(IC) > 逻辑 > 门和反相器
- SN74LS624DR - 集成电路(IC) > 时钟/定时 > 可编程定时器和振荡器
- TPS543320RPYR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- M38510/30007BDA - 集成电路(IC) > 逻辑 > 门和反相器
- LMC2001AIMX - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- 5-8-NL-LOGIC-EVM - 原型开发,制造品 > 适配器,分接板
- ADS4149IRGZT - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- DS91C180TMAX/NOPB - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- THS4082CD - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- CD74HC138QM96Q1 - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- TL1431QDR - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- LP5562TMX/NOPB - 集成电路(IC) > 电源管理(PMIC) > LED 驱动器
- DRV3245BQPHPRQ1 - 集成电路(IC) > 电源管理(PMIC) > 电机驱动器,控制器
- REF4132B25DBVR - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- CD74HCT4316MT - 集成电路(IC) > 接口 > 模拟开关,多路复用器,解复用器



TPS70745 - 具有加电顺序的双路输出低压降 (LDO) 稳压器
TPS70745是TI德州仪器公司的一款多通道LDO产品,TPS70745是具有加电顺序的双路输出低压降 (LDO) 稳压器,本站介绍了TPS70745的封装应用图解、特点和优点、功能等,并给出了与TPS70745相关的TI元器件型号供参考。
TPS70745 - 具有加电顺序的双路输出低压降 (LDO) 稳压器 - 多通道LDO - 线性稳压器(LDO) - 德州仪器
TPS707xx family devices are designed to provide a complete power management solution for the TMS320 DSP family, processor power, ASIC, FPGA, and digital applications where dual output voltage regulators are required. Easy programmability of the sequencing function makes the TPS707xx family ideal for any TMS320 DSP applications with power sequencing requirements. Differentiated features, such as accuracy, fast transient response, SVS supervisory circuit, manual reset inputs, and an enable function, provide a complete system solution.
The TPS707xx family of voltage regulators offer very low dropout voltage and dual outputs with power-up sequence control, which is designed primarily for DSP applications. These devices have extremely low noise output performance without using any added filter bypass capacitors and are designed to have a fast transient response and be stable with 10µF low ESR capacitors.
These devices have fixed 3.3V/2.5V, 3.3V/1.8V, 3.3V/1.5V, 3.3V/1.2V, and adjustable/adjustable voltage options. Regulator 1 can support up to 250mA, and regulator 2 can support up to 125mA. Separate voltage inputs allow the designer to configure the source power.
Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (typically 83mV on regulator 1) and is directly proportional to the output current. Additionally, because the PMOS pass element is a voltage-driven device, the quiescent current is very low and independent of output loading (maximum of 230µA over the full range of output current). This LDO family also features a sleep mode; applying a high signal to EN (enable) shuts down both regulators, reducing the input current to 1µA at TJ = +25°C.
The device is enabled when the EN pin is connected to a low-level input voltage. The output voltages of the two regulators are sensed at the VSENSE1 and VSENSE2 pins, respectively.
The input signal at the SEQ pin controls the power-up sequence of the two regulators. When the device is enabled and the SEQ terminal is pulled high or left open, VOUT2 turns on first and VOUT1 remains off until VOUT2 reaches approximately 83% of its regulated output voltage. At that time VOUT1 is turned on. If VOUT2 is pulled below 83% (for example, an overload condition), VOUT1 is turned off. Pulling the SEQ terminal low reverses the power-up order and VOUT1 is turned on first. The SEQ pin is connected to an internal pull-up current source.
For each regulator, there is an internal discharge transistor to discharge the output capacitor when the regulator is turned off (disabled).
The PG1 pin reports the voltage conditions at VOUT1, which can be used to implement an SVS for the circuitry supplied by regulator 1.
The TPS707xx features a RESET (SVS, POR, or Power-On Reset). RESET output initiates a reset in DSP systems and related digital applications in the event of an undervoltage condition. RESET indicates the status of VOUT2 and both manual reset pins (MR1 and MR2). When VOUT2 reaches 95% of its regulated voltage and MR1 and MR2 are in the logic high state, RESET goes to a high impedance state after a 120ms delay. RESET goes to the logic low state when the VOUT2 regulated output voltage is pulled below 95% (for example, an overload condition) of its regulated voltage. To monitor VOUT1, the PG1 output pin can be connected to MR1 or MR2.
The device has an undervoltage lockout (UVLO) circuit that prevents the internal regulators from turning on until VIN1 reaches 2.5V.
- Dual Output Voltages for Split-Supply Applications
- Selectable Power-Up Sequencing for DSP Applications (See Part Number TPS708xx for Independent Enable Outputs)
- Output Current Range of 250mA on Regulator 1 and 125mA on Regulator 2
- Fast Transient Response
- Voltage Options: 3.3V/2.5V, 3.3V/1.8V, 3.3V/1.5V, 3.3V/1.2V, and Dual Adjustable Outputs
- Open Drain Power-On Reset with 120ms Delay
- Open Drain Power Good for Regulator 1
- Ultralow 190µA (typ) Quiescent Current
- 1µA Input Current During Standby
- Low Noise: 65µVRMS Without Bypass Capacitor
- Quick Output Capacitor Discharge Feature
- Two Manual Reset Inputs
- 2% Accuracy Over Load and Temperature
- Undervoltage Lockout (UVLO) Feature
- 20-Pin PowerPAD TSSOP Package
- Thermal Shutdown Protection
PowerPAD, TMS320 are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.
- LMX2581E - LMX2581E 具有集成 VCO 的宽带频率合成器
- DS25BR400 - 具有发送去加重功能和接收均衡的四路 2.5 Gbps CML 收发器
- CY29FCT520T - 8 位多级管道寄存器
- PTH04T230W - 6-A, 2.2V to 5.5V Input, Non-Isolated, Wide Output, Adjustable Power Module with TurboTrans
- SN65HVD1477 - 具有 16kV IEC61000-4-2 接触放电 ESD 保护的 3.3V 电源全双工 RS-485
- ADC14L040 - 14 位、40 MSPS、235 mW A/D 转换器
- TLC542 - 8 位 25kSPS ADC 串行输出,片上 12 通道 模拟 Mux,11 通道
- SN65EPT21 - 3.3V ECL 差动接收器
- DAC8560 - 具有 2.5V、2ppm/℃ 内部参考的 16 位、超低短时脉冲波形干扰、电压输出 DAC
- SN75LVCP412CD - 带电缆检测的双通道 SATA 3Gb/s 转接驱动器



