Each of these monolithic circuits contains eight master-slave flip-flops and additional gating to implement two individual four-bit counters in a single package. The '390 and 'LS390 incorporate dual divide-by-two and divide-by-five counters, which can be used to implement cycle lengths equal to any whole and/or cumulative multiples of 2 and/or 5 up to divide-by-100. When connected as a bi-quinary counter, the separate divide-by-two circuit can be used to provide symmetry (a square wave) at the final output stage. The '393 and 'LS393 each comprise two independent four-bit binary counters each having a clear and a clock input. N-bit binary counters can be implemented with each package providing the capability of divide-by-256. The '390, 'LS390, '393, and 'LS393 have parallel outputs from each counter stage so that any submultiple of the input count frequency is available for system-timing signals. Series 54 and Series 54LS circuits are characterized for operation over the full military temperature range of -55°C to 125°C; Series 74 and Series 74LS circuits are characterized for operation from 0°C to 70°C.

• Dual Versions of the Popular '90A, 'LS90 and '93A, 'LS93
• '390, 'LS390 … Individual Clocks for A and B Flip-Flops Provide Dual ÷ 2 and ÷ 5 Counters
• '393, 'LS393 … Dual 4-Bit Binary Counter with Individual Clocks
• All Have Direct Clear for Each 4-Bit Counter
• Dual 4-Bit Versions Can Significantly Improve System Densities by Reducing Counter Package Count by 50%
• Typical Maximum Count Frequency … 35 MHz
• Buffered Outputs Reduce Possibility of Collector Commutation

• TIBPAL16R4-30M - 低功耗高性能 Impact PAL 电路
• TMS320C6674 - 多核定点和浮点数字信号处理器
• SN75140 - 双路线路接收器
• CD54HC08 - 高速 CMOS 逻辑四路 2 输入与门
• LP3855-ADJ - 1.5A Fast Response Ultra Low Dropout Linear Regulators
• ADC12020 - 具有内部采样和保持功能的 12 位、20 MSPS、185mW A/D 转换器
• SN74AUC1GU04 - 单路反向器闸
• CD74HCT574-EP - 增强型产品高速 Cmos 逻辑八路上升沿 D 类触发器，具有
• DS90C032 - LVDS 四路 CMOS 差动线路接收器
• TPS62675 - 500mA、6MHz 高效降压转换器，Vout=1.2V