

- TRS3232ECPWR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- PTV12020WAD - 板安装电源 > 直流转换器
- CAHCT1G04QDCKRQ1 - 集成电路(IC) > 逻辑 > 门和反相器
- AMC0381R06DFXR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- 74CBT16245DGVRG4 - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- UCC3912DP/81218 - 集成电路(IC) > 电源管理(PMIC) > 热插拔控制器
- OMAP5912ZVLR - 集成电路(IC) > 嵌入式 > 微处理器
- TPS75301QPWPREP - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- SN74AHCT574DGSR - 集成电路(IC) > 逻辑 > 触发器
- LP3907SQX-PFX6W/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性 + 开关
- LP3853ET-3.3/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- SN74LV125ATPWT - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- AM263P4ACOKFZCZRQ1 - 集成电路(IC) > 嵌入式 > 微控制器
- LP3982IMM-3.3 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- TPS5420DG4 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- LM4908MABD - 开发板,套件,编程器 > 评估板 > 音频放大器评估板
- TL052CPS - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- DAC121S101QCMK/NOPB - 集成电路(IC) > 数据采集 > 数模转换器(DAC)
- CDCR83ADBQG4 - 集成电路(IC) > 时钟/定时 > 应用特定时钟/定时
- PCM1739E/2K - 集成电路(IC) > 数据采集 > ADC/DAC - 特殊用途



SN74LV138AT - 3 线路到 8 线路解码器/多路解复用器
SN74LV138AT是TI德州仪器公司的一款解码器/编码器/多路复用器产品,SN74LV138AT是3 线路到 8 线路解码器/多路解复用器,本站介绍了SN74LV138AT的封装应用图解、特点和优点、功能等,并给出了与SN74LV138AT相关的TI元器件型号供参考。
SN74LV138AT - 3 线路到 8 线路解码器/多路解复用器 - 解码器/编码器/多路复用器 - 特殊逻辑 - 德州仪器
- Inputs Are TTL-Voltage Compatible
- 4.5-V to 5.5-V VCC Operation
- Max tpd of 7.6 ns at 5 V
- Typical VOLP (Output Ground Bounce)<0.8 V at VCC = 5 V, TA = 25°C
- Typical VOHV (Output VOH Undershoot)>>2.3 V at VCC = 5 V, TA = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- Ioff Supports Partial-Power Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
DESCRIPTION/ORDERING INFORMATION
The SN74LV138AT is a 3-line to 8-line decoder/demultiplexer, designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, this decoder can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of the decoder and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.
The conditions at the binary-select inputs (A, B, C) and the three enable inputs (G1, G2A, G2B) select one of eight output lines. The two active-low (G2A, G2B) and one active-high (G1) enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.
This device is fully specified for partial-power-down application susing Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
- CC2543 - 2.4GHz 射频超值系列 SoC,具有 32kB 闪存、16 GPIO、I2C、SPI 和 UART
- DS2003 - 高电流/电压达林顿驱动器
- DLP4501 - .45 WXGA-800 DDR 系列 311 DMD
- TPS61005 - 具有固定 3.0V 输出的低输入电压升压转换器
- SN74ALS575A - 具有三态输出的八路 D 类边沿触发器
- SN65HVD51 - 高输出全双工 RS 485 驱动器和接收器
- SN65MLVD082 - 8 通道半双工 M-LVDS 收发器
- ADC104S101 - 4 通道 500 ksps 至 1 ksps、10 位 A/D 转换器
- LP2987 - 具有可编程上电复位延迟的微功耗,200 mA 超低压降电压稳压器
- SN74SSTVF16859 - 具有 SSTL_2 输入和输出的 13 位至 26 位寄存缓冲器



