

- LP5864RSMR - 集成电路(IC) > 电源管理(PMIC) > LED 驱动器
- TLV71315PDQNT - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- CD74HC4075EG4 - 集成电路(IC) > 逻辑 > 门和反相器
- LM5050MKX-2/NOPB - 集成电路(IC) > 电源管理(PMIC) > OR 控制器,理想二极管
- SN74LS174DB - 集成电路(IC) > 逻辑 > 触发器
- TPS54317RHFRG4 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- 100123DCQR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- UCC38C40DGK - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- DSD1791DBR - 集成电路(IC) > 数据采集 > ADC/DAC - 特殊用途
- TMAG5131G1DQDBZRQ1 - 传感器,变送器 > 磁性传感器 > 开关(固态)
- TMAG5231C1GQDBZR - 传感器,变送器 > 磁性传感器 > 开关(固态)
- SN74AVC1T45DCKR - 集成电路(IC) > 逻辑 > 转换器,电平移位器
- TPS3125L30DBVRG4 - 集成电路(IC) > 电源管理(PMIC) > 监控器
- LM48557TLX/NOPB - 集成电路(IC) > 线性 > 放大器 > 音频放大器
- LMK1D2104LRHDR - 集成电路(IC) > 时钟/定时 > 时钟缓冲器,驱动器
- BQ27541DRZT-V200 - 集成电路(IC) > 电源管理(PMIC) > 电池管理
- SN74LVC1G16DBVRQ1 - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- TPS2046DR - 集成电路(IC) > 电源管理(PMIC) > 配电开关,负载驱动器
- DS90C031TM/NOPB - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TL432BCDBZTG4 - 集成电路(IC) > 电源管理(PMIC) > 电压基准



SN74LV373AT - 具有三态输出的八路透明 D 类锁存器
SN74LV373AT是TI德州仪器公司的一款D类锁存器产品,SN74LV373AT是具有三态输出的八路透明 D 类锁存器,本站介绍了SN74LV373AT的封装应用图解、特点和优点、功能等,并给出了与SN74LV373AT相关的TI元器件型号供参考。
SN74LV373AT - 具有三态输出的八路透明 D 类锁存器 - D类锁存器 - 触发器/锁存器/寄存器 - 德州仪器
- Inputs Are TTL-Voltage Compatible
- 4.5-V to 5.5-V VCC Operation
- Typical tpd of 5.1 ns at 5 V
- Typical VOLP (Output Ground Bounce)<0.8 V at VCC = 5 V, TA = 25°C
- Typical VOHV (Output VOH Undershoot)>2.3 V at VCC = 5 V, TA = 25°C
- Supports Mixed-Mode Voltage Operation on All Ports
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
DESCRIPTION/ORDERING INFORMATION
The SN74LV373AT is an octal transparent D-type latch. While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or low) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.
OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
- UCC39002 - 高级 8 引脚负载共享控制器
- CDC341 - 具有严格 AC 规范的 1 到 8 时钟驱动器
- TPS22951 - 3.6V,0.6A,565mΩ,600mA 限流负载开关
- BQ24401 - 可编程的镍镉电池/镍氢电池快速充电管理设备
- SN74HC7032 - 具有施密特触发输入的四路正或门
- LM5160 - LM5160 宽输入 65V、1.5A 同步降压 DC-DC 转换器
- UC1901-SP - 隔离反馈生成器
- REF2025 - 双输出 Vref 和 Vref/2 电压参考
- BQ500215 - BQ500215 固定频率 10W WPC1.1 无线电源发送器
- TPA2037D1 - 固定增益 3.2W 单声道 D 类,具有集成 DAC 噪声滤波器



