

- UCC5630AMWPTRG4 - 集成电路(IC) > 接口 > 信号端接器
- LM2936HVBMA-5.0 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- TPS6521855RSLT - 集成电路(IC) > 电源管理(PMIC) > 特殊用途稳压器
- LM4128DMFX-1.8 - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- TLC2274EPWRQ1 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SN65LVCP23PWR - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- ADS821E - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- LME49724MR/NOPB - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- ADC0801LCN/NOPB - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- ADS574JP - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- TNETV2665FIBZDUA6 - 集成电路(IC) > 嵌入式 > DSP(数字信号处理器)
- TCAN334DR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- 54S74DM - 集成电路(IC) > 逻辑 > 触发器
- PCM2903E/2K - 集成电路(IC) > 接口 > 编解码器
- SN65LVDM180DRG4 - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- BQ2092SN-A309 - 集成电路(IC) > 电源管理(PMIC) > 电池管理
- SN74AHCT595NG4 - 集成电路(IC) > 逻辑 > 移位寄存器
- SN74S00NSRE4 - 逻辑 - 栅极和逆变器
- SN74LVC573APWRG4 - 集成电路(IC) > 逻辑 > 锁存器
- SN74LVC828APWR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器



SN74LVC138A - 3 线路至 8 线路解码器/多路解复用器
SN74LVC138A是TI德州仪器公司的一款解码器/编码器/多路复用器产品,SN74LVC138A是3 线路至 8 线路解码器/多路解复用器,本站介绍了SN74LVC138A的封装应用图解、特点和优点、功能等,并给出了与SN74LVC138A相关的TI元器件型号供参考。
SN74LVC138A - 3 线路至 8 线路解码器/多路解复用器 - 解码器/编码器/多路复用器 - 特殊逻辑 - 德州仪器
The SN54LVC138A 3-line to 8-line decoder/demultiplexer is designed for 2.7-V to 3.6-V VCC operation, and the SN74LVC138A 3-line to 8-line decoder/demultiplexer is designed for 1.65-V to 3.6-V VCC operation.
The LVC138A devices are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.
The conditions at the binary-select inputs and the three enable inputs select one of eight output lines. Two active-low enable inputs and one active-high enable input reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters, and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.
- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max tpd of 5.8 ns at 3.3 V
- Typical VOLP (Output Ground Bounce) < 0.8 V at VCC = 3.3 V, TA = 25°C
- Typical VOHV (Output VOH Undershoot) > 2 V at VCC = 3.3 V, TA = 25°C
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- LM25115A - 具有上电/断电跟踪功能的 42V、次级侧后置稳压器/同步降压控制器
- TLV1117-50 - 单输出 LDO、800mA、固定电压 (5.0V)、内部电流限制、过热保护
- LP2951-50-Q1 - 汽车类单路输出、100mA、固定电源、宽输入电压范围
- UC3901 - 隔离反馈生成器
- SN65LVDM051 - 双路 LVDS 发送器/接收器
- CD4040B - CMOS 12 级纹波进位二进制计数器/除法器
- TS3USB30 - 具有单使能端的高速 USB 2.0 (480Mbps) 1:2 多路复用器/多路解复用器开关
- TPS658629-Q1 - 具有锂离子电池充电器的汽车类多通道电源管理 IC (PMIC)
- ADC088S022 - 8 通道、50 ksps 至 200 ksps、8 位 A/D 转换器
- TLK10002 - 双通道 10Gbps 多速率收发器



