SN74LVC2G125-Q1是TI公司的一款无产品，SN74LVC2G125-Q1是汽车类具有三态输出的双路总线缓冲器闸，本页介绍了SN74LVC2G125-Q1的产品说明、应用、特性等，并给出了与SN74LVC2G125-Q1相关的TI元器件型号供参考。
SN74LVC2G125-Q1 - 汽车类具有三态输出的双路总线缓冲器闸 - 无 - 小尺寸逻辑器件 - TI公司（Texas Instruments，德州仪器）
The SN74LVC2G125-Q1 is a dual bus buffer gate designed for 1.65-V to 5.5-V VCC operation. This device features dual line drivers with 3-state outputs. The outputs are disabled when the associated output-enable (OE) input is high.
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
- Qualified for Automotive Applications
- Supports 5-V VCC Operation
- Inputs Accept Voltages to 5.5 V
- Max tpd of 4.3 ns at 3.3 V
- Low Power Consumption, 10-µA Max ICC
- ±24-mA Output Drive at 3.3 V
- Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
- Typical VOHV (Output VOH Undershoot) >2 V at VCC = 3.3 V, TA = 25°C
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
