SN74SSTV32852-EP - 具有 Sstl_2 输入和输出的增强型产品 24 位至 48 位寄存缓冲器

SN74SSTV32852-EP是TI德州仪器公司的一款DDR寄存器产品，SN74SSTV32852-EP是具有 Sstl_2 输入和输出的增强型产品 24 位至 48 位寄存缓冲器，本站介绍了SN74SSTV32852-EP的封装应用图解、特点和优点、功能等，并给出了与SN74SSTV32852-EP相关的TI元器件型号供参考。

SN74SSTV32852-EP - 具有 Sstl_2 输入和输出的增强型产品 24 位至 48 位寄存缓冲器 - DDR寄存器 - 存储器接口时钟和寄存器 - 德州仪器

产品描述

产品特性

Controlled Baseline
- One Assembly/Test Site, One Fabrication Site
Extended Temperature Performance of -40°C to 85°C
Enhanced Diminishing Manufacturing Sources (DMS) Support
Enhanced Product-Change Notification
Qualification Pedigree(1)
Member of the Texas Instruments Widebus™ Family
1-to-2 Outputs Support Stacked DDR DIMMs
Supports SSTL_2 Data Inputs
Outputs Meet SSTL_2 Class II Specifications
Differential Clock (CLK and CLK) Inputs
Supports LVCMOS Switching Levels on the RESET Input
RESET Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low
Pinout Optimizes DIMM PCB Layout
One Device Per DIMM Required
Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 1000-V Charged-Device Model (C101)

(1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.Widebus is a trademark of Texas Instruments.

DESCRIPTION/ORDERING INFORMATION

This 24-bit to 48-bit registered buffer is designed for 2.3-V to 2.7-V VCC operation.

All inputs are SSTL_2, except the LVCMOS reset (RESET) input. All outputs are SSTL_2, Class II compatible.

The SN74SSTV32852 operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.

The device supports low-power standby operation. When RESET is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage (VREF) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

下面可能是您感兴趣的TI德州仪器公司DDR寄存器元器件

TI公司产品现货专家，订购TI公司产品不限最低起订量，TI芯片大陆现货即时发货，香港库存3-5天发货，海外库存7-10天发货

寻找全球TI代理商现货货源 - TI公司（德州仪器）电子元件在线订购