SN75LVDS86 - FlatLink? 接收器

SN75LVDS86是TI德州仪器公司的一款FlatLink/FPD-Link（用于LCD的LVDS）产品，SN75LVDS86是FlatLink? 接收器，本站介绍了SN75LVDS86的封装应用图解、特点和优点、功能等，并给出了与SN75LVDS86相关的TI元器件型号供参考。

SN75LVDS86 - FlatLink? 接收器 - FlatLink/FPD-Link（用于LCD的LVDS） - 显示和成像串行器/解串器 - 德州仪器

产品描述

The SN75LVDS86 FlatLink receiver contains three serial-in 7-bit parallel-out shift registers, a 7× clock synthesizer, and four low-voltage differential signaling (LVDS) line receivers in a single integrated circuit. These functions allow receipt of synchronous data from a compatible transmitter, such as the SN75LVDS81, '83, '84, or '85, over four balanced-pair conductors and expansion to 21 bits of single-ended low-voltage TTL (LVTTL) synchronous data at a lower transfer rate.

When receiving, the high-speed LVDS data is received and loaded into registers at seven times the LVDS input clock (CLKIN) rate. The data is then unloaded to a 21-bit wide LVTTL parallel bus at the CLKIN rate. A phase-locked loop clock synthesizer circuit generates a 7× clock for internal clocking and an output clock for the expanded data. The SN75LVDS86 presents valid data on the falling edge of the output clock (CLKOUT).

The SN75LVDS86 requires only four line-termination resistors for the differential inputs and little or no control. The data bus appears the same at the input to the transmitter and output of the receiver with the data transmission transparent to the user(s). The only possible user intervention is the use of the shutdown/clear (SHTDN) active-low input to inhibit the clock and shut off the LVDS receivers for lower power consumption. A low level on this signal clears all internal registers to a low level.

The LVDS receivers of the SN75LVDS86 include an open-circuit fail-safe design such that when the inputs are not connected to an LVDS driver, the receiver outputs go to a low-level. This occurs even when the line is differentially terminated at the receiver inputs.

The SN75LVDS86 is characterized for operation over ambient free-air temperatures of 0°C to 70°C.

产品特性

3:21 Data Channel Expansion at up to 178.5 Mbytes/s Throughput
Suited for SVGA, XGA, or SXGA Display Data Transmission From Controller to Display With Very Low EMI
Three Data Channels and Clock Low-Voltage Differential Channels In and 21 Data and Clock Low-Voltage TTL Channels Out
Operates From a Single 3.3-V Supply and 250 mW (Typ)
5-V Tolerant SHTDN Input
ESD Protection Exceeds 4 kV on Bus Pins
Packaged in Thin Shrink Small-Outline Package (TSSOP) With 20-Mil Terminal Pitch
Consumes Less Than 1 mW When Disabled
Wide Phase-Lock Input Frequency Range 31 MHz to 68 MHz
No External Components Required for PLL
Open-Circuit Receiver Fail-Safe Design
Inputs Meet or Exceed the Requirements of ANSI EIA/TIA-644 Standard
Improved Replacement for the National™ DS90C562

FlatLink is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

下面可能是您感兴趣的TI德州仪器公司FlatLink/FPD-Link（用于LCD的LVDS）元器件

TI公司产品现货专家，订购TI公司产品不限最低起订量，TI芯片大陆现货即时发货，香港库存3-5天发货，海外库存7-10天发货

寻找全球TI代理商现货货源 - TI公司（德州仪器）电子元件在线订购