
- SN74ABT533ADWR - 集成电路(IC) > 逻辑 > 锁存器
- TS5A2066DCURG4 - 集成电路(IC) > 接口 > 模拟开关,多路复用器,解复用器
- DS90CP04TLQX/NOPB - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- DLP2010EVM-LC - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- TSB41AB2PAP - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- SN74LVC1G57DRLR - 集成电路(IC) > 逻辑 > 门和反相器 - 多功能,可配置
- TPS22929DDBVR - 集成电路(IC) > 电源管理(PMIC) > 配电开关,负载驱动器
- DCR022405P - 板安装电源 > 直流转换器
- LMK02000EVAL-2 - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- TPS53310EVM-755 - 开发板,套件,编程器 > 评估板 > DC/DC 和 AC/DC(离线)SMPS 评估板
- PTN78020HAH - 板安装电源 > 直流转换器
- LM2670SX-ADJ - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- ADS830E - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- TPA0253EVM - 开发板,套件,编程器 > 评估板 > 音频放大器评估板
- BQ4802LYDWRG4 - 集成电路(IC) > 时钟/定时 > 实时时钟
- LM3102QMHX/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- MSPM0L1105TDGS28R - 集成电路(IC) > 嵌入式 > 微控制器
- LMK01801BISQX/NOPB - 集成电路(IC) > 时钟/定时 > 时钟缓冲器,驱动器
- REF102CU/2K5 - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- SN74ALS641A-1NSR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器



TLK3132 - 双通道 600Mbps 至 3.75Gbps 多速率收发器
TLK3132是TI德州仪器公司的一款1G-40G以太网/光纤通道收发器产品,TLK3132是双通道 600Mbps 至 3.75Gbps 多速率收发器,本站介绍了TLK3132的封装应用图解、特点和优点、功能等,并给出了与TLK3132相关的TI元器件型号供参考。
TLK3132 - 双通道 600Mbps 至 3.75Gbps 多速率收发器 - 1G-40G以太网/光纤通道收发器 - 串行器、解串器 - 德州仪器
The TLK3132 is a flexible two channel independently configurable serial transceiver. It can be configured to be compliant with the 1000Base-X 1Gbps Ethernet Specification (Auto-Negotiation not supported). The TLK3132 provides high-speed bi-directional point-to-point data transmissions with up to 15 Gbps of raw data transmission capacity. The primary application of this device is in backplanes and front panel connections requiring 3.75Gbps connections over controlled impedance media of approximately 50. The transmission media can be printed circuit board (PCB) traces, copper cables or fiber-optical media. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling into the lines.
The TLK3132 performs the parallel-to-serial, serial-to-parallel conversion, and clock extraction functions for a physical layer interface. The TLK3132 also provides 1000Base-X (PCS) layer functionality described in Clause 36 of 802.3-2002. The serial transmitter is implemented using differential Current Mode Logic (CML) with integrated termination resistors.
Many common applications may be enabled by way of externally available control pins. Detailed control of the TLK3132 on a per channel basis is available by way of accessing a register space of control bits available through a two-wire access port called the Management Data Input/Output (MDIO) interface.
The PCS (Physical Coding Sublayer) functions such as the CTC FIFO are designed to be compliant for a 1000Base-X PCS link. However, each of the PCS functions may be disabled or bypassed until the TLK3132 is operating at its most basic state, that of a simple two channel 10-bit SERDES suitable for a wide range of applications such as CPRI or OBSAI wireless infrastructure links.
The differential output swing for the TLK3132 is suitable for compliance with IEEE 802.3 Gigabit Ethernet links, which is also suitable for CPRI LV serial links. The TLK3132 provides for setting larger output signal swing suitable for CPRI HV links by setting an appropriate register bit available though MDIO.
- Two Channel 600Mbps to 3.75Gbps Multi-Rate Transceiver
- Supports 1X/2X Fibre Channel (FC), CPRI (x1/x2/x4), OBSAI (x1/x2/x4), and 1GbE (1000Base-X) Data Rates
- IEEE Compliant 1000Base-X PCS Support
- Supports Independent Channel SERDES Operation Modes in 8/10 Bit Data Modes (TBI and 8 Bit + Control)
- Serial Side Transmit De-Emphasis and Receive Adaptive Equalization to Allow Extended Backplane Reach
- Low Jitter LC Oscillator Jitter-Cleaner Allows use of Poor Quality REFCLK
- Full Datapath Loopback Capability (Serial/Parallel Side)
- Supports PRBS 27-1 and 223 – 1 Gen/Verify. Supports Standard Defined CRPAT, High and Low Frequency, and Mixed Frequency Testing.
- GMII/RGMII: HSTL Class 1 I/O With On-Chip Termination: Programmable Input and 50 Output (1.5 and 1.8V Power Supply)
- GMII/RGMII: Source and Data Centered I/O Timing Modes
- Supports Jumbo Packet (9600 Byte Maximum) Operation
- MDIO: IEEE 802.3 Clause 22 Compliant Management Data Input / Output Interface Modes (Either 1.2V or 2.5V MDIO I/O)
- 1.2V Core, 1.5V/1.8V HSTL I/O Supply, and 2.5V LVCMOS I/O Supply
- JTAG: IEEE 1149.1/1149.6 Test Interface
- ±200 ppm Clock Tolerance in 1000Base-X Receive Datapaths
- 90 nm Advanced CMOS Technology
- Package: PBGA, 15×15mm, 196 Ball, 1mm Pitch
- 1.1W Maximum Power Dissipation at 2CH 3.75 Gbps (1.5V HSTL Mode, Input HSTL Termination Disabled)
- Asymmetric RX/TX Rates Supported
- Industrial Ambient Operating Temperature (–40°C to 85°C) at Full Rate
- DS25BR440 - 具有发送预强调和接收均衡功能的 3.125 Gbps 四路 LVDS 缓冲器
- UCC27517 - 4A/4A 单通道高速低侧闸极驱动器
- MSP430F2471 - 16 位超低功耗微控制器,具有 32KB 闪存、4KB RAM、2 个 USCI 和 HW 乘法器
- SN10KHT5543 - 具有使能输出的八路 TTL 至 ECL 转换器
- CD4043B-MIL - 具有三态输出的 CMOS 四路或非 R/S 锁存器
- SN74AUC1GU04 - 单路反向器闸
- TS5N118 - 8 选 1 FET 多路复用器/多路解复用器高带宽总线开关
- TPS62691 - 采用芯片级封装的 600mA、4MHz、2.2V 高效降压转换器
- MSP430FR5889 - MSP430FR5889 混合信号微处理器
- SN54S175 - 具有清零功能的四路 D 类触发器



