

- TLV2548IDWR - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- DAC8162SDGST - 集成电路(IC) > 数据采集 > 数模转换器(DAC)
- EV2400 - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- DS320PR810NJXT - 集成电路(IC) > 接口 > 信号缓冲器、中继器、分离器
- OPA316IDCKR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TLV9054SIRTER - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- BQ51050BYFPR - 电源管理IC - 电源管理 - 专用型
- CD4023BPW - 集成电路(IC) > 逻辑 > 门和反相器
- TMS320DM648ZUT9 - 集成电路(IC) > 嵌入式 > DSP(数字信号处理器)
- CD74ACT241M96 - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- SN74ACT240PW - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- TPS543B22RYSR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- DK-EM2-7960R - 开发板,套件,编程器 > 评估板 > 射频评估和开发套件,板
- TLV70220PDBVT - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- LM98722CCMT - 集成电路(IC) > 数据采集 > 模拟前端(AFE)
- ISO7720QDWRQ1 - 隔离器 > 数字隔离器
- TPS53219RGTR - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- LMR51610EVM - 开发板,套件,编程器 > 评估板 > DC/DC 和 AC/DC(离线)SMPS 评估板
- UCC38084PW - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- SN74AHCT158D - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器



TRS3223E - 具有 +/-15kV IEC ESD 保护的 3V 至 5.5V 多通道 RS-232 线路驱动器/接收器
TRS3223E是TI德州仪器公司的一款无产品,TRS3223E是具有 +/-15kV IEC ESD 保护的 3V 至 5.5V 多通道 RS-232 线路驱动器/接收器,本站介绍了TRS3223E的封装应用图解、特点和优点、功能等,并给出了与TRS3223E相关的TI元器件型号供参考。
TRS3223E - 具有 +/-15kV IEC ESD 保护的 3V 至 5.5V 多通道 RS-232 线路驱动器/接收器 - 无 - RS-232收发器 - 德州仪器
- ESD Protection for RS-232 Bus Pins
- ±15-kV Human-Body Model (HBM)
- ±8-kV IEC61000-4-2, Contact Discharge
- ±15-kV IEC61000-4-2, Air-Gap Discharge
- Meets or Exceeds the Requirements of TIA/EIA-232-F and ITU v.28 Standards
- Operates With 3-V to 5.5-V VCC Supply
- Operates up to 500 kbit/s
- Two Drivers and Two Receivers
- Low Standby Current . . . 1 µA Typ
- External Capacitors . . . 4 × 0.1 µF
- Accepts 5-V Logic Input With 3.3-V Supply
- Alternative High-Speed Pin-Compatible Device (1 Mbit/s) for TRSF3223E
- APPLICATIONS
- Battery-Powered Systems
- PDAs
- Notebooks
- Laptops
- Palmtop PCs
- Hand-Held Equipment
DESCRIPTION/ORDERING INFORMATION
The TRS3223E consists of two line drivers, two line receivers, and a dual charge-pump circuit with ±15-kV ESD protection pin to pin (serial-port connection pins, including GND). The device meets the requirements of TIA/EIA-232-F and provides the electrical interface between an asynchronous communication controller and the serial-port connector. The charge pump and four small external capacitors allow operation from a single 3-V to 5.5-V supply. The device operates at typical data signaling rates up to 500 kbit/s and a maximum of 30-V/µs driver output slew rate.
Flexible control options for power management are available when the serial port is inactive. The auto-powerdown feature functions when FORCEON is low and FORCEOFF is high. During this mode of operation, if the device does not sense a valid RS-232 signal, the driver outputs are disabled. If FORCEOFF is set low and EN is high, both drivers and receivers are shut off, and the supply current is reduced to 1 mA. Disconnecting the serial port or turning off the peripheral drivers causes auto-powerdown to occur. Auto-powerdown can be disabled when FORCEON and FORCEOFF are high. With auto-powerdown enabled, the device is activated automatically when a valid signal is applied to any receiver input. The INVALID output is used to notify the user if an RS-232 signal is present at any receiver input. INVALID is high (valid data) if any receiver input voltage is greater than 2.7 V or less than -2.7 V, or has been between -0.3 V and 0.3 V for less than 30 µs. INVALID is low (invalid data) if the receiver input voltage is between -0.3 V and 0.3 V for more than 30 µs. Refer to Figure 4 for receiver input levels.
- MSP430F2619S-HT - 高温 16 位超低功耗 MCU,具有 120KB 闪存、4KB RAM、12 位 ADC、双 DAC、2 个 USCI、HW 乘法器和 DMA
- TPS2012 - 2.0A、2.7 到 5.5V 单路高侧 MOSFET 开关 IC,无故障报告、工作态低电平启用
- TRF3765 - 具有集成式 VCO 和最多 8 个输出的 300M-4800MHz 低噪声整数 N/分数 N PLL
- TLK1102E - 11.3Gbps 双通道电缆和 PC 主板均衡器
- TPS22920 - 具有快速输出放电功能的 3.6V,4A,5.3mΩ 负载开关
- DS16F95 - EIA-485/EIA-422A 差动总线收发器 [已停产]
- CD74HCT574-EP - 增强型产品高速 Cmos 逻辑八路上升沿 D 类触发器,具有
- TWL1103T-Q1 - 汽车类语音频带音频处理器 (VBAP)
- SN65MLVD200A - 半双工 M-LVDS 收发器
- SN74ACT8990 - 具有 16 位通用主机接口的测试总线控制器 IEEE Std 1149.1 (JTAG) TAP 主控方



