

- SN65EL16DR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- LM3S1620-IQC25-A2T - 集成电路(IC) > 嵌入式 > 微控制器
- UCC3808DTR-2 - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- LM4140CCM-2.0/NOPB - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- ADC3648IRTDT - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- DP83849IDVSX/NOPB - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TPS3710QDSERQ1 - 集成电路(IC) > 线性 > 比较器
- DS90UH947NTRGCTQ1 - 集成电路(IC) > 接口 > 串行器,解串器
- ADS61B23IRHBT - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- SN74LVC3G14DCUR - 集成电路(IC) > 逻辑 > 门和反相器
- PT4831A - 直流转换器
- ADS7952SBDBTR - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- CC1100EMK-433 - 开发板,套件,编程器 > 评估板 > 射频评估和开发套件,板
- BQ294708DSGR - 集成电路(IC) > 电源管理(PMIC) > 电池管理
- PT6722A - 直流转换器
- ISO122JUG4 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- UCC3580N-1G4 - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- 32R2210RX-4CV - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- TPS54010MPWPEP - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- LP38693MP-3.3 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性



CDCDLP223 - 3.3V Clock Synthesizer
CDCDLP223是TI德州仪器公司的一款通用产品,CDCDLP223是3.3V Clock Synthesizer,本站介绍了CDCDLP223的封装应用图解、特点和优点、功能等,并给出了与CDCDLP223相关的TI元器件型号供参考。
CDCDLP223 - 3.3V Clock Synthesizer - 通用 - 时钟发生器 - 德州仪器
The CDCDLP223 is a PLL-based high performance clock synthesizer that is optimized for use in DLP systems. It uses a 20 MHz crystal to generate the fundamental frequency and derives the frequencies for the 100 MHz HCLK and the 300 MHz HCLK output. Further, the CDCDLP223 generates a buffered copy of the 20 MHz Crystal Oscillator Frequency at the 20 MHz output terminal.
The 100 MHz HCLK output provides the reference clock for the XDR Clock Generator (CDCD5704). Spread-spectrum clocking with 0.5% down spread, which reduces Electro Magnetic Interference (EMI), is applied in the default configuration. The spread-spectrum clocking (SSC) is turned on and off via the serial control interface.
The 300 MHz HCLK output provides a 200-400 MHz clock signal for the DMD Control Logic of the DLP Control ASIC. Frequency selection in 20 MHz steps is possible via the serial control interface. Spread-spectrum clocking with ±1.0% or ±1.5% center spread is applied, which can be disabled via the serial control interface
The CDCDLP223 features a fail safe start-up circuit, which enables the PLLs only if a sufficient supply voltage is applied and a stable oscillation is delivered from the crystal oscillator. After the crystal start-up time and the PLL stabilization time, all outputs are ready for use.
The CDCDLP223 works from a single 3.3-V supply and is characterized for operation from -40°C to 85°C.
- High-Performance Clock Synthesizer
- Uses a 20 MHz Crystal Input to Generate Multiple Output Frequencies
- Integrated Load Capacitance for 20 MHz Oscillator Reducing System Cost
- All PLL Loop Filter Components are Integrated
- Generates the Following Clocks:
- REF CLK 20 MHz (Buffered)
- XCG CLK 100 MHz With SSC
- DMD CLK 200-400 MHz With Selectable SSC
- Very Low Period Jitter Characteristic:
- ±100 ps at 20 MHz Output
- ±75 ps at 100 MHz and 200-400 MHz Outputs
- Includes Spread-Spectrum Clocking (SSC), With Down Spread for 100 MHz and Center Spread for 200-400 MHz
- HCLK Differential Outputs for the 100 MHz and the 200-400 MHz Clock
- Operates From Single 3.3-V Supply
- Packaged in TSSOP20
- Characterized for the Industrial Temperature Range -40°C to 85°C
- ESD Protection Exceeds JESD22
- 2000-V Human-Body Model (A114-C) - MIL-STD-883, Method 3015
- TYPICAL APPLICATIONS
- Central Clock Generator for DLP Systems
- CDC111 - 3.3V LVPECL 差动时间驱动器
- TPS22903 - 3.6V,0.5A,66mΩ 负载开关
- TS3DS26227 - 具有输入逻辑转换的高带宽双 SPDT 差动信号开关
- UCC29910A - 降压 PFC 控制器
- TMS320C6722B - TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720 Floating-Point DSPs
- ADS7952 - 12 位、1MSPS、12 通道、单端、微功耗、串行接口、SAR ADC
- LM34927 - 用于隔离型 DC/DC 转换器的集成型次级偏置稳压器
- LM1085 - 3A 低压降负电压稳压器
- DAC0808 - 8 位 D/A 转换器
- SN54LVC86A - 四路 2 输入异或门



