CDCFR83A - Direct Rambus(TM) 时钟发生器

CDCFR83A是TI德州仪器公司的一款RAMBUS/XDR产品，CDCFR83A是Direct Rambus(TM) 时钟发生器，本站介绍了CDCFR83A的封装应用图解、特点和优点、功能等，并给出了与CDCFR83A相关的TI元器件型号供参考。

CDCFR83A - Direct Rambus(TM) 时钟发生器 - RAMBUS/XDR - 存储器接口时钟和寄存器 - 德州仪器

产品描述

The Direct Rambus clock generator (DRCG) provides the necessary clock signals to support a Direct Rambus memory subsystem. It includes signals to synchronize the Direct Rambus channel clock to an external system or processor clock. It is designed to support Direct Rambus memory on a desktop, workstation, server, and mobile PC motherboards. DRCG also provides an off-the-shelf solution for a broad range of Direct Rambus memory applications.

The DRCG provides clock multiplication and phase alignment for a Direct Rambus memory subsystem to enable synchronous communication between the Rambus channel and ASIC clock domains. In a Direct Rambus memory subsystem, a system clock source provides the REFCLK and PCLK clock references to the DRCG and memory controller, respectively. The DRCG multiplies REFCLK and drives a high-speed BUSCLK to RDRAMs and the memory controller. Gear ratio logic in the memory controller divides the PCLK and BUSCLK frequencies by ratios M and N such that PCLKM = SYNCLKN, where SYNCLK = BUSCLK/4. The DRCG detects the phase difference between PCLKM and SYNCLKN and adjusts the phase of BUSCLK such that the skew between PCLKM and SYNCLKN is minimized. This allows data to be transferred across the SYNCLK/PCLK boundary without incurring additional latency.

User control is provided by multiply and mode selection terminals. The multiply terminals provide selection of one of four clock frequency multiply ratios, generating BUSCLK frequencies ranging from 267 MHz to 533 MHz with clock references ranging from 33 MHz to 100 MHz. The mode select terminals can be used to select a bypass mode where the frequency multiplied reference clock is directly output to the Rambus channel for systems where synchronization between the Rambus clock and a system clock is not required. Test modes are provided to bypass the PLL and output REFCLK on the Rambus channel and to place the outputs in a high-impedance state for board testing.

The CDCFR83A has a fail-safe power up initialization state-machine which supports proper operation under all power up conditions.

The CDCFR83A is characterized for operation over free-air temperatures of –40°C to 85°C.

产品特性

533-MHz Differential Clock Source for Direct Rambus™ Memory Systems for an 1066-MHz Data Transfer Rate
Fail-Safe Power Up Initialization
Synchronizes the Clock Domains of the Rambus Channel With an External System or Processor Clock
Three Power Operating Modes to Minimize Power for Mobile and Other Power-Sensitive Applications
Operates From a Single 3.3-V Supply and 120 mW at 300 MHz (Typ)
Packaged in a Shrink Small-Outline Package (DBQ)
Supports Frequency Multipliers: 4, 6, 8, 16/3
No External Components Required for PLL
Supports Independent Channel Clocking
Spread Spectrum Clocking Tracking Capability to Reduce EMI
Designed for Use With TI’s 133-MHz Clock Synthesizers CDC924 and CDC921
Cycle-Cycle Jitter Is Less Than 40 ps at 533 MHz
Certified by Gigatest Labs to Exceed the Rambus DRCG Validation Requirement
Supports Industrial Temperature Range of –40°C to 85°C

DIRECT RAMBUS, Rambus are trademarks of Rambus Inc.

下面可能是您感兴趣的TI德州仪器公司RAMBUS/XDR元器件

TI公司产品现货专家，订购TI公司产品不限最低起订量，TI芯片大陆现货即时发货，香港库存3-5天发货，海外库存7-10天发货

寻找全球TI代理商现货货源 - TI公司（德州仪器）电子元件在线订购