

- CDC5806PWG4 - 时钟-定时 - 时钟发生器,PLL,频率合成器
- SN74LV8154MPWREP - 集成电路(IC) > 逻辑 > 计数器,除法器
- LM8325DGR8-1/NOPB - 集成电路(IC) > 接口 > 专用
- SN700481N - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- PCI4520ZHK - 集成电路(IC) > 接口 > 专用
- ADS2807Y/1K5G4 - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- SN74AHCT138QDRG4Q1 - 逻辑 - 信号开关,多路复用器,解码器
- SN74AS574DWR - 集成电路(IC) > 逻辑 > 触发器
- TPS70918DBVR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- DAC71416RHAR - 集成电路(IC) > 数据采集 > 数模转换器(DAC)
- TCAN1472DDFRQ1 - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- CD4086BPWRG4 - 逻辑 - 栅极和逆变器 - 多功能,可配置
- TPS75525KTTR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- UCC38C53DGKR - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- ADS7809U/1KE4 - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- MSP430F2350IYFFT - 集成电路(IC) > 嵌入式 > 微控制器
- CC430F5123IRGZT - 射频和无线 > 射频收发器 IC
- TPS3831G18DQNT - 集成电路(IC) > 电源管理(PMIC) > 监控器
- CD74HC27E - 集成电路(IC) > 逻辑 > 门和反相器
- SN74ABT126DBR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器



CDCLVP2102 - 低抖动双路 1:2 通用 LVPECL 缓冲器
CDCLVP2102是TI德州仪器公司的一款差动产品,CDCLVP2102是低抖动双路 1:2 通用 LVPECL 缓冲器,本站介绍了CDCLVP2102的封装应用图解、特点和优点、功能等,并给出了与CDCLVP2102相关的TI元器件型号供参考。
CDCLVP2102 - 低抖动双路 1:2 通用 LVPECL 缓冲器 - 差动 - 时钟缓冲器 - 德州仪器
The CDCLVP2102 is a highly versatile, low additive jitter buffer that can generate four copies of LVPECL clock outputs from two LVPECL, LVDS, or LVCMOS inputs for a variety of communication applications. It has a maximum clock frequency up to 2 GHz. Each buffer block consists of one input that feeds two LVPECL outputs. The overall additive jitter performance is less than 0.1 ps, RMS from 10 kHz to 20 MHz, and overall output skew is as low as 10 ps, making the device a perfect choice for use in demanding applications.
The CDCLVP2102 clock buffer distributes two clock inputs (IN0, IN1) to four pairs of differential LVPECL clock outputs (OUT0, OUT3) with minimum skew for clock distribution. Each buffer block consists of one input that feeds two LVPECL clock outputs. The inputs can be LVPECL, LVDS, or LVCMOS/LVTTL.
The CDCLVP2102 is specifically designed for driving 50-Ω transmission lines. When driving the inputs in single-ended mode, the LVPECL bias voltage (VAC_REF) should be applied to the unused negative input pin. However, for high-speed performance up to 2 GHz, differential mode is strongly recommended.
The CDCLVP2102 is characterized for operation from –40°C to +85°C and is available in a QFN-16, 3-mm × 3-mm package.
- Dual 1:2 Differential Buffer
- Two Clock Inputs
- Universal Inputs Can Accept LVPECL, LVDS, LVCMOS/LVTTL
- Four LVPECL Outputs
- Maximum Clock Frequency: 2 GHz
- Maximum Core Current Consumption: 48 mA
- Very Low Additive Jitter: <100 fs, rms in 10-kHz to 20-MHz Offset Range
- 2.375-V to 3.6-V Device Power Supply
- Maximum Propagation Delay: 450 ps
- Maximum Within Bank Output Skew: 10 ps
- LVPECL Reference Voltage, VAC_REF, Available for Capacitive-Coupled Inputs
- Industrial Temperature Range: –40°C to +85°C
- Available in 3-mm × 3-mm QFN-16 (RGT) Package
- ESD Protection Exceeds 2 kV (HBM)
- LM5117 - 带有模拟电流监视器的 65V 宽输入电压同步降压控制器
- SN54LS399 - 具有存储器的四路 2 输入 多路复用器
- TL431B-Q1 - Automotive Catalog Adjustable Precision Shunt Regulator
- SN54LS11 - 三路 3 输入正与门
- TPS65180B - PMIC,用于启用 E Ink Vizplex 技术的电子纸显示器
- LM5175 - LM5175 42V 宽输入电压 4 开关降压/升压转换器
- BQ2024 - 具有 SDQ 接口的 1.5K 比特串行 EPROM
- SN65HVD231 - 具有休眠模式的 3.3V CAN 收发器
- SN74AUP2G240 - 具有三态输出的低功耗双路缓冲器/驱动器
- TS3L500 - 具有低而平坦的导通电阻的 16 位到 8 位 SPDT 千兆 LAN 交换机



