These circuits are positive-edge-triggered D-type flip-flops with a direct clear (CLR)\ input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

• Wide Operating Voltage Range of 2 V to 6 V
• Outputs Can Drive Up To 10 LSTTL Loads
• Low Power Consumption, 80-µA Max ICC
• Typical tpd = 12 ns
• ±4-mA Output Drive at 5 V
• Low Input Current of 1 µA Max
• Contain Eight Flip-Flops With Single-Rail Outputs
• Direct Clear Input
• Individual Data Input to Each Flip-Flop
• Applications Include:
  • Buffer/Storage Registers
  • Shift Registers
  • Pattern Generators

• SM74611 - 智能旁路二极管
• CSD86330Q3D - 同步降压 NexFET? 电源块 MOSFET 对
• TAS5424A - 4 通道汽车数字放大器
• TPS82672 - 600mA、高效 MicroSiP? 降压转换器模块（厚度 <1.0mm）
• OPA1688 - Sound Plus 低失真高驱动音频运算放大器
• LMX2434 - 用于射频个人通信的 5.0 GHz/2.5 GHz PLLatinum 低功耗双路频率合成器
• SN55462 - 双路高电压大电流外设驱动器
• TRF3761-G - Low Noise Integer N PLL Frequency Synthesizer With Integrated VCO
• MSP430F5507 - 混合信号微处理器
• SN74LVTH574 - 具有三态输出的 3.3V ABT 八路边沿 D 类触发器