The ’165 and ’LS165A are 8-bit serial shift registers that shift the data in the direction of QA toward QH when clocked. Parallel-in access to each stage is made available by eight individual, direct data inputs that are enabled by a low level at the shift/load (SH/LD\) input. These registers also feature gated clock (CLK) inputs and complementary outputs from the eighth bit. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

Clocking is accomplished through a two-input positive-NOR gate, permitting one input to be used as a clock-inhibit function. Holding either of the clock inputs high inhibits clocking, and holding either clock input low with SH/LD\ high enables the other clock input. Clock inhibit (CLK INH) should be changed to the high level only while CLK is high. Parallel loading is inhibited as long as SH/LD\ is high. Data at the parallel inputs are loaded directly into the register while SH/LD\ is low, independently of the levels of CLK, CLK INH, or serial (SER) inputs.

• Complementary Outputs
• Direct Overriding Load (Data) Inputs
• Gated Clock Inputs
• Parallel-to-Serial Data Conversion

The SN54165 and SN74165 devices are obsolete and are no longer supplied.

• AM26LV32 - 低电压高速四路差动线路接收器
• SN65ELT20 - 5 V TTL 至差动 PECL 转换器
• TXS0102 - 2-Bit Bidirectional Voltage-Level Translator for Open-Drain Application
• CD54HC393 - 高速 CMOS 逻辑 4 级二进制计数器
• SN74AHCT16374 - 具有三态输出的 16 位边沿 D 类触发器
• TPS62227 - 采用小型 SOT-23 封装且输出电压为 1.2V 的 400mA 95% 高效步降转换器
• TPS2141 - 用于高功率 USB 外设、具有双路限流的可调节 LDO Plus 5V 开关
• SN74AHCT139 - 双路 2 线路至 4 线路解码器/多路解复用器
• CDCE949 - Clock Generator
• DAC1280 - 用于地震应用的极低失真数模转换器