• Qualified for Automotive Applications
• Wide Operating Voltage Range of 2 V to 6 V
• Outputs Can Drive Up To 10 LSTTL Loads
• Low Power Consumption, 160-µA Max ICC
• Typical tpd = 13 ns
• ±4-mA Output Drive at 5 V
• Low Input Current of 1 µA Max
• Contain Eight Flip-Flops With Single-Rail Outputs
• Direct Clear Input
• Individual Data Input to Each Flip-Flop
• Applications Include:
  • Buffer/Storage Registers
  • Shift Registers
  • Pattern Generators

description/ordering information

This circuit is a positive-edge-triggered D-type flip-flop with a direct clear (CLR) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

• SM320C6424-EP - 增强型产品定点数字信号处理器
• MSP430FR6977 - Havok 固定信号微控制器（不带 ESI）
• SN74AHC74-EP - 具有清零和预设功能的增强型产品双路上升沿 D 类触发器
• LM15851 - 超宽带 RF 采样子系统
• TLV431A - 低电压可调节精密并联稳压器
• MSP430FR6870 - MSP430FR687x、MSP430FR682x 、MSP430FR587x 混合信号微控制器
• SN74LVC02A-EP - 增强型产品四路 2 输入正或非门
• TMS320F28054M - 具有 InstaSPIN-MOTION 的 Piccolo 微控制器
• LM555QML - Timer
• SN54LVC138A - 3 线至 8 线解码器/多路解复用器