These circuits are positive-edge-triggered D-type flip-flops with a direct clear (CLR)\ input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

• Wide Operating Voltage Range of 2 V to 6 V
• Outputs Can Drive Up To 10 LSTTL Loads
• Low Power Consumption, 80-µA Max ICC
• Typical tpd = 12 ns
• ±4-mA Output Drive at 5 V
• Low Input Current of 1 µA Max
• Contain Eight Flip-Flops With Single-Rail Outputs
• Direct Clear Input
• Individual Data Input to Each Flip-Flop
• Applications Include:
  • Buffer/Storage Registers
  • Shift Registers
  • Pattern Generators

• CD74HC75 - 高速 CMOS 逻辑双路 2 位双稳态透明锁存器
• CDC328A - 具有可选择极性的 1 至 6 线路时钟驱动器
• BQ2022A - 1K-Bit Serial Eprom With SDQ Interface
• TPA0211 - 具有单声道耳机驱动的单声道 AB 类音频放大器
• CSD18504KCS - 40V N 通道 NexFET 功率 MOSFET
• TPS62242 - 采用 2x2mm SON/TSOT23 封装的 1.2V/300mA 降压转换器
• TLK2701 - 1.6 至 2.7GBPS 收发器
• CDCLVC1310 - 通用输入、10 输出低阻抗 LVCMOS 缓冲器
• ADS62P43 - 具有可选 DDR LVDS 或 CMOS 输出的双路 14 位 80MSPS ADC
• DS90LV028A - 3V LVDS 双路 CMOS 差动线路接收器