These circuits are positive-edge-triggered D-type flip-flops with a direct clear (CLR)\ input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

• Wide Operating Voltage Range of 2 V to 6 V
• Outputs Can Drive Up To 10 LSTTL Loads
• Low Power Consumption, 80-µA Max ICC
• Typical tpd = 12 ns
• ±4-mA Output Drive at 5 V
• Low Input Current of 1 µA Max
• Contain Eight Flip-Flops With Single-Rail Outputs
• Direct Clear Input
• Individual Data Input to Each Flip-Flop
• Applications Include:
  • Buffer/Storage Registers
  • Shift Registers
  • Pattern Generators

• TLV320DAC3203 - Low Power Stereo DAC with Headphone Amplifier
• ADC12V170 - 具有 LVDS 输出的 12 位、170 MSPS、1.1 GHz 带宽 A/D 转换器
• TAS5706B - 具有扬声器 EQ、DRC 和 SE 输出支持的 20W 闭环 12S 音频功率放大器
• TPS2211A - 具有并行接口的 1A 单槽 PC 卡电源开关
• SN74LV374AT - SN74LV374AT
• BQ24031-Q1 - 汽车类具有动态电源通道管理、输出稳压的锂离子充电器双输入锂离子充电器
• TAS5508C - 8 通道 PWM 处理器
• TPS65233 - 具有 I2C 接口的 LNB 稳压器
• TPS2221 - 具有并行接口的 1A 单槽 CardBay PC 卡电源开关
• TLV5614IYZ - 2.7V to 5.5V, 12-Bit Quad DAC in Wafer Chip Scale Package