TI公司,TI官网,TI代理商
TI(德州仪器)|TI产品型号搜索:
专营TI(德州仪器)元器件,强大的现货交付能力,解决您的采购难题
全流程提供TI(德州仪器)现货供应链服务
当前位置:TI代理 > > TI芯片 >> SN74LS374
SN74LS374技术文档下载:
SN74LS374技术文档产品手册下载
SN74LS374 - 产品图解:
SN74LS374-具有三态输出的八路 D 类边沿触发器
TI芯片:
承诺原装正品
专营TI德州仪器,真正优化您的供应链
TI产品 - SN74LS374介绍

SN74LS374 - 具有三态输出的八路 D 类边沿触发器

SN74LS374是TI德州仪器公司的一款D类触发器产品,SN74LS374是具有三态输出的八路 D 类边沿触发器,本站介绍了SN74LS374的封装应用图解、特点和优点、功能等,并给出了与SN74LS374相关的TI元器件型号供参考。

SN74LS374 - 具有三态输出的八路 D 类边沿触发器 - D类触发器 - 触发器/锁存器/寄存器 - 德州仪器

产品描述

These 8-bit registers feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The high-impedance 3-state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pullup components. These devices are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the ’LS373 and ’S373 are transparent D-type latches, meaning that while the enable (C or CLK) input is high, the Q outputs follow the data (D) inputs. When C or CLK is taken low, the output is latched at the level of the data that was set up.

The eight flip-flops of the ’LS374 and ’S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic states that were set up at the D inputs.

Schmitt-trigger buffered inputs at the enable/clock lines of the ’S373 and ’S374 devices simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output-control (OC) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

OC\ does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered, even while the outputs are off.

产品特性

  • Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package
  • 3-State Bus-Driving Outputs
  • Full Parallel Access for Loading
  • Buffered Control Inputs
  • Clock-Enable Input Has Hysteresis to Improve Noise Rejection (’S373 and ’S374)
  • P-N-P Inputs Reduce DC Loading on Data Lines (’S373 and ’S374)

下面可能是您感兴趣的TI德州仪器公司D类触发器元器件
节约时间成本,提高采购效率,TI官网授权代理
TI公司|TI德州仪器|德州仪器TI公司代理商|TI芯片代理商
TI公司产品现货专家,订购TI公司产品不限最低起订量,TI芯片大陆现货即时发货,香港库存3-5天发货,海外库存7-10天发货
寻找全球TI代理商现货货源 - TI公司(德州仪器)电子元件在线订购