

- TPS7A0525PDQNT - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- THS4031IDGNG4 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SN74LVT16240DGGR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- CLXC8T245QDGSRQ1 - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- ADS8900BEVM-PDK - 开发板,套件,编程器 > 评估板 > 模数转换器(ADC)评估板
- LP2966IMM-2828/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- SN74LVC1G06DCKRE4 - 集成电路(IC) > 逻辑 > 门和反相器
- TCAN1042HGVDRBTQ1 - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- LMKDB1204EVM - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- TRSF3223ECDWRG4 - 接口 - 驱动器,接收器,收发器
- TL7733BCDRE4 - 集成电路(IC) > 电源管理(PMIC) > 监控器
- V62/04703-01XE - 集成电路(IC) > 逻辑 > 计数器,除法器
- CD4511BF - 集成电路(IC) > 电源管理(PMIC) > 显示驱动器
- TPS76428DBVT - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- TPS2104DBVT - 集成电路(IC) > 电源管理(PMIC) > OR 控制器,理想二极管
- XTR104BP - 集成电路(IC) > 接口 > 传感器和检测器接口
- TNETD4200GLS240 - 集成电路(IC) > 接口 > 电信
- TRSF3222CDWG4 - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- VCA2612Y-1/2K - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- REG102UA-2.8/2K5 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性



SN74LS374 - 具有三态输出的八路 D 类边沿触发器
SN74LS374是TI德州仪器公司的一款D类触发器产品,SN74LS374是具有三态输出的八路 D 类边沿触发器,本站介绍了SN74LS374的封装应用图解、特点和优点、功能等,并给出了与SN74LS374相关的TI元器件型号供参考。
SN74LS374 - 具有三态输出的八路 D 类边沿触发器 - D类触发器 - 触发器/锁存器/寄存器 - 德州仪器
These 8-bit registers feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The high-impedance 3-state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pullup components. These devices are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
The eight latches of the LS373 and S373 are transparent D-type latches, meaning that while the enable (C or CLK) input is high, the Q outputs follow the data (D) inputs. When C or CLK is taken low, the output is latched at the level of the data that was set up.
The eight flip-flops of the LS374 and S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic states that were set up at the D inputs.
Schmitt-trigger buffered inputs at the enable/clock lines of the S373 and S374 devices simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output-control (OC) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.
OC\ does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered, even while the outputs are off.
- Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Clock-Enable Input Has Hysteresis to Improve Noise Rejection (S373 and S374)
- P-N-P Inputs Reduce DC Loading on Data Lines (S373 and S374)
- TPS65253 - 4.5V 至 16V 输入、2.5A/3.5A 输出双路降压转换器
- MSP430F6731A - MSP430F673xA、MSP430F672xA 混合信号微控制器
- ADS58B18 - 具有 SNRBoost 的 11 位 200MSPS 缓冲 ADC
- SN65LVDS179 - 单路全双工 LVDS 收发器
- TLV320AIC20K - 立体声语音频带 (26Ksps) 低功耗编解码器
- TMS320C6745 - 定点/浮点数字信号处理器
- LM5115A - 具有上电/断电跟踪功能的 75V、次级侧后置稳压器/同步降压控制器
- TL2575-15 - 1A 简单降压开关稳压器
- BQ32002 - 实时时钟 (RTC)
- LM137 - 3 端子可调节负电压稳压器



