

- SN74LV165APWT - 集成电路(IC) > 逻辑 > 移位寄存器
- SN74LS373NSR - 集成电路(IC) > 逻辑 > 锁存器
- LM5122EVM-1PH - 开发板,套件,编程器 > 评估板 > DC/DC 和 AC/DC(离线)SMPS 评估板
- LPSTK-CC1352R - 开发板,套件,编程器 > 评估板 > 射频评估和开发套件,板
- AM6234ASCGHAALWR - 集成电路(IC) > 嵌入式 > 微处理器
- 74AVC4T774QPWRQ1 - 集成电路(IC) > 逻辑 > 转换器,电平移位器
- MSP430F6746IPZ - 集成电路(IC) > 嵌入式 > 微控制器
- SN74HCS238DYYR - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- LM22679TJ-ADJ/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- TPS2394PWR - 集成电路(IC) > 电源管理(PMIC) > 热插拔控制器
- TPS54J060EVM-067 - 开发板,套件,编程器 > 评估板 > DC/DC 和 AC/DC(离线)SMPS 评估板
- SN74ABT534APWE4 - 逻辑 - 触发器
- TPL5110EVM - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- TP13054ADWR - 集成电路(IC) > 接口 > 编解码器
- TL7770-5IDW - 集成电路(IC) > 电源管理(PMIC) > 监控器
- CY29FCT52CTQCT - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- ADS122U04IRTET - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- SN75ALS161DWR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- SM320VC33PGEA120EP - 集成电路(IC) > 嵌入式 > DSP(数字信号处理器)
- SN74LS253NSR - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器



SN74LV166A - 8 位并联负载移位寄存器
SN74LV166A是TI德州仪器公司的一款移位寄存器产品,SN74LV166A是8 位并联负载移位寄存器,本站介绍了SN74LV166A的封装应用图解、特点和优点、功能等,并给出了与SN74LV166A相关的TI元器件型号供参考。
SN74LV166A - 8 位并联负载移位寄存器 - 移位寄存器 - 触发器/锁存器/寄存器 - 德州仪器
The 'LV166A devices are 8-bit parallel-load shift registers, designed for 2-V to 5.5-V VCC operation.
The 'LV166A parallel-in or serial-in, serial-out registers feature gated clock (CLK, CLK INH) inputs and an overriding clear (CLR\) input. The parallel-in or serial-in modes are established by the shift/load (SH/LD\) input. When high, SH/LD\ enables the serial (SER) data input and couples the eight flip-flops for serial shifting with each clock (CLK) pulse. When low, the parallel (broadside) data inputs are enabled, and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of CLK through a 2-input positive-NOR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running, and the register can be stopped on command with the other clock input. CLK INH should be changed to the high level only when CLK is high. CLR\ overrides all other inputs, including CLK, and resets all flip-flops to zero.
These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.
- 2-V to 5.5-V VCC Operation
- Max tpd of 10.5 ns at 5 V
- Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
- Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C
- Ioff Supports Partial-Power-Down-Mode Operation
- Synchronous Load
- Direct Overriding Clear
- Parallel-to-Serial Conversion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- UCC1800-DIE - 低功耗 BiCMOS 电流模式 PWM,UCC1800-DIE
- TPS799 - 200mA 低瞬态电流,超低噪声,高 PSRR 低压降线性稳压器
- SN54ACT373 - 具有三态输出的八路 D 类透明锁存器
- LM3880-Q1 - 电源序列发生器
- PTH03050Y - 用于 DDR/QDR 存储器的 6A 输出 3.3V 输入的总线终端电源模块
- TPS61060 - 具有白光 LED 亮度控制电源的 15V、400mA 开关,1MHz 升压转换器
- CD74ACT157 - 四路同向 2 输入多路复用器
- TPS51427A - 带外 (OOB) 功能已禁用的、用于笔记本电脑电源的 D-CAP+? 模式双路同步降压控制器
- TPS76628 - 超低静态电流 250mA LDO 线性稳压器
- SN74HC74 - 具有清零和预设功能的双路 D 类上升沿触发器



