

- TLC271ACD - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- LMX2541SQE3030E/NOPB - 集成电路(IC) > 时钟/定时 > 时钟发生器,PLL,频率合成器
- SN74AHC245DGSR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- TPS2097D - 集成电路(IC) > 电源管理(PMIC) > 配电开关,负载驱动器
- LM340AT-5.0 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- TPS629210QDRLRQ1 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- LM3538TME/NOPB - 集成电路(IC) > 电源管理(PMIC) > LED 驱动器
- TMP513AIRSAT - 集成电路(IC) > 电源管理(PMIC) > 热管理
- SN74HCS7266QDRQ1 - 集成电路(IC) > 逻辑 > 门和反相器
- THS4631DDAEVM - 开发板,套件,编程器 > 评估板 > 运算放大器评估板
- SN74ALS109AD - 集成电路(IC) > 逻辑 > 触发器
- TLC2254ID - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- UC3707DW - 集成电路(IC) > 电源管理(PMIC) > 栅极驱动器
- TPS71711DCKT - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- BQ34Z110PW - 集成电路(IC) > 电源管理(PMIC) > 电池管理
- MSP-TS430PM64 - 开发板,套件,编程器 > 可编程适配器,插座
- OPA2683IDRG4 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TPS54672PWPRG4 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- TMS320F28379SPZPT - 集成电路(IC) > 嵌入式 > 微控制器
- BOOSTXL-AUDIO - 开发板,套件,编程器 > 评估板 > 扩展板,子卡



SN74LV166A - 8 位并联负载移位寄存器
SN74LV166A是TI德州仪器公司的一款移位寄存器产品,SN74LV166A是8 位并联负载移位寄存器,本站介绍了SN74LV166A的封装应用图解、特点和优点、功能等,并给出了与SN74LV166A相关的TI元器件型号供参考。
SN74LV166A - 8 位并联负载移位寄存器 - 移位寄存器 - 触发器/锁存器/寄存器 - 德州仪器
The 'LV166A devices are 8-bit parallel-load shift registers, designed for 2-V to 5.5-V VCC operation.
The 'LV166A parallel-in or serial-in, serial-out registers feature gated clock (CLK, CLK INH) inputs and an overriding clear (CLR\) input. The parallel-in or serial-in modes are established by the shift/load (SH/LD\) input. When high, SH/LD\ enables the serial (SER) data input and couples the eight flip-flops for serial shifting with each clock (CLK) pulse. When low, the parallel (broadside) data inputs are enabled, and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of CLK through a 2-input positive-NOR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running, and the register can be stopped on command with the other clock input. CLK INH should be changed to the high level only when CLK is high. CLR\ overrides all other inputs, including CLK, and resets all flip-flops to zero.
These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.
- 2-V to 5.5-V VCC Operation
- Max tpd of 10.5 ns at 5 V
- Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
- Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C
- Ioff Supports Partial-Power-Down-Mode Operation
- Synchronous Load
- Direct Overriding Clear
- Parallel-to-Serial Conversion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- SCAN926260 - 具有 IEEE 1149.1 和全速度 BIST 的六个 1 至 10 总线 LVDS 解串器
- SN54S151 - 数据选择器/多路复用器
- DS481 - 具有休眠模式的低功耗 RS-485/RS-422 多点收发器
- PTH08T230W - 采用 TurboTrans 技术的 6A 输出 4.5V 至 14V 输入的非隔离宽输出可调节电源模块
- LM320-N - LM320 - 串联 3 端子负稳压器
- TPA3116D2-Q1 - 带 AM 抑制的 15W、30W、50W 无滤波器 D 类立体声放大器系列
- SN74LVC1G97 - 可配置多功能门
- MSP430G2332 - MSP430G2x32、MSP430G2x02 混合信号微处理器
- TPS61291 - 具有旁路操作的低 Iq 升压转换器
- TPS61010 - 具有可调节输出的低输入电压同步升压转换器



