

- SN65HVD1785D - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- SN293ADR - 未分类 > 未分类
- INA321E/250 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SN65HVD12D - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- SN65LV1224BRHBR - 集成电路(IC) > 接口 > 串行器,解串器
- SN74LVTZ240NSR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- DS90UB635TRHBTQ1 - 集成电路(IC) > 接口 > 串行器,解串器
- TPS5120QDBTREP - 集成电路(IC) > 电源管理(PMIC) > DC-DC 开关控制器
- ADS1286UA/2K5 - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- DRV10975ZRHFR - 集成电路(IC) > 电源管理(PMIC) > 电机驱动器,控制器
- PCM1804DB - 集成电路(IC) > 数据采集 > ADC/DAC - 特殊用途
- CLVC7266AWBQARQ1 - 集成电路(IC) > 逻辑 > 门和反相器
- DP8390DV - 集成电路(IC) > 接口 > 控制器
- TVP3026-135PCE - 集成电路(IC) > 数据采集 > ADC/DAC - 特殊用途
- OPA2691I-14DR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TPS79933YZUT - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- LM57CISDX-10/NOPB - 传感器,变送器 > 温度传感器 > 温控器 - 固态
- ADS7800JU/1KE4 - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- TLV2462QDG4 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SN74ALS21ADRE4 - 集成电路(IC) > 逻辑 > 门和反相器



SN74LV166A - 8 位并联负载移位寄存器
SN74LV166A是TI德州仪器公司的一款移位寄存器产品,SN74LV166A是8 位并联负载移位寄存器,本站介绍了SN74LV166A的封装应用图解、特点和优点、功能等,并给出了与SN74LV166A相关的TI元器件型号供参考。
SN74LV166A - 8 位并联负载移位寄存器 - 移位寄存器 - 触发器/锁存器/寄存器 - 德州仪器
The 'LV166A devices are 8-bit parallel-load shift registers, designed for 2-V to 5.5-V VCC operation.
The 'LV166A parallel-in or serial-in, serial-out registers feature gated clock (CLK, CLK INH) inputs and an overriding clear (CLR\) input. The parallel-in or serial-in modes are established by the shift/load (SH/LD\) input. When high, SH/LD\ enables the serial (SER) data input and couples the eight flip-flops for serial shifting with each clock (CLK) pulse. When low, the parallel (broadside) data inputs are enabled, and synchronous loading occurs on the next clock pulse. During parallel loading, serial data flow is inhibited. Clocking is accomplished on the low-to-high-level edge of CLK through a 2-input positive-NOR gate, permitting one input to be used as a clock-enable or clock-inhibit function. Holding either CLK or CLK INH high inhibits clocking; holding either low enables the other clock input. This allows the system clock to be free running, and the register can be stopped on command with the other clock input. CLK INH should be changed to the high level only when CLK is high. CLR\ overrides all other inputs, including CLK, and resets all flip-flops to zero.
These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.
- 2-V to 5.5-V VCC Operation
- Max tpd of 10.5 ns at 5 V
- Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
- Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C
- Ioff Supports Partial-Power-Down-Mode Operation
- Synchronous Load
- Direct Overriding Clear
- Parallel-to-Serial Conversion
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
- SN74ALS574B - 具有三态输出的八路 D 类边沿触发器
- LM26400Y - 双路 2A、500kHz 宽输入范围降压稳压器
- SN74LVTH182652A - 具有 18 位收发器和寄存器的 3.3V ABT 扫描测试设备
- UCC28514 - 高级 PFC/PWM 组合控制器
- CD4543B - 用于液晶显示的 CMOS BCD 至 7 段锁存器/解码器/驱动器
- SN74ALS21A - 双路 4 输入正与门
- SN55976A - 9 通道差动收发器
- TPS60400-Q1 - 汽车类未稳压 60mA 充电泵电压反向器
- TPS22969 - TPS22969 3V、6A、超低电阻负载开关
- MSP430G2302-EP - .混合信号微控制器



