

- TPS389033DSET - 集成电路(IC) > 电源管理(PMIC) > 监控器
- SN74LV573ATDGVR - 集成电路(IC) > 逻辑 > 锁存器
- TPS57112QRTERQ1 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- LM56BIMMX - 传感器,变送器 > 温度传感器 > 模拟和数字输出
- LP38693QSD-2.5/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- OPA551UA - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TMS320SP5410AZGU12 - 嵌入式 - DSP(数字信号处理器)
- ADC121C021QIMKX/NOPB - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- DCP010512BP-U/700 - 板安装电源 > 直流转换器
- SN74HC126PWR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- LM2695EVAL - 开发板,套件,编程器 > 评估板 > DC/DC 和 AC/DC(离线)SMPS 评估板
- TLC25L2CPW - 线性器件 - 放大器 - 仪器、运算放大器、缓冲放大器
- TLV8801DBVR - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TPS7A0225PYCHR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- LMK3H0102A018RERR - 集成电路(IC) > 时钟/定时 > 应用特定时钟/定时
- TLV2782AIP - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- REF102BP - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- TLV1841DCKR - 集成电路(IC) > 线性 > 比较器
- SN74AHCT138DBRG4 - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- LMS202ECM - 集成电路(IC) > 接口 > 驱动器,接收器,收发器



SN74S374 - 具有三态输出的八路 D 类上升沿触发器
SN74S374是TI德州仪器公司的一款D类触发器产品,SN74S374是具有三态输出的八路 D 类上升沿触发器,本站介绍了SN74S374的封装应用图解、特点和优点、功能等,并给出了与SN74S374相关的TI元器件型号供参考。
SN74S374 - 具有三态输出的八路 D 类上升沿触发器 - D类触发器 - 触发器/锁存器/寄存器 - 德州仪器
These 8-bit registers feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The high-impedance 3-state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pullup components. These devices are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.
The eight latches of the LS373 and S373 are transparent D-type latches, meaning that while the enable (C or CLK) input is high, the Q outputs follow the data (D) inputs. When C or CLK is taken low, the output is latched at the level of the data that was set up.
The eight flip-flops of the LS374 and S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic states that were set up at the D inputs.
Schmitt-trigger buffered inputs at the enable/clock lines of the S373 and S374 devices simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output-control (OC) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.
OC\ does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered, even while the outputs are off.
- Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Clock-Enable Input Has Hysteresis to Improve Noise Rejection (S373 and S374)
- P-N-P Inputs Reduce DC Loading on Data Lines (S373 and S374)
- MSP430G2352 - MSP430G2x52、MSP430G2x12 混合信号微处理器
- TPS3126E15 - 采用 5/SOT23 封装且具有 /MR 的单通道 (1.5V) SVS
- SN74LS00 - 四路 2 输入正与非门
- SN54AS1000A - 四路 2 输入正与非缓冲器/驱动器
- TPS7A4501 - 单路输出 LDO、1.5A、可调节 (1.21V 至 20V)、低噪声、快速瞬态响应
- MSP430F5517 - MSP430F551x、MSP430F552x 混合信号微处理器
- REF3240-EP - REF3212-EP, REF3220-EP, REF3225-EP, REF3230-EP, REF3233-EP, REF3240-EP
- TPS79733-Q1 - 采用 SC-70 封装的汽车类 10mA、3.3V 微功耗 LDO 稳压器
- LM3687 - 具有集成低压降稳压器和启动模式的降压 DC-DC 转换器
- ADC12038 - 具有 MUX 和采样/保持功能的自校准 12 位 + 串行 I/O A/D 转换器



