ADC16DV160 - 具有 DDR LVDS 输出的双通道、16 位、160 MSPS 模数转换器

ADC16DV160是TI德州仪器公司的一款高速ADC(>10MSPS)产品，ADC16DV160是具有 DDR LVDS 输出的双通道、16 位、160 MSPS 模数转换器，本站介绍了ADC16DV160的封装应用图解、特点和优点、功能等，并给出了与ADC16DV160相关的TI元器件型号供参考。

ADC16DV160 - 具有 DDR LVDS 输出的双通道、16 位、160 MSPS 模数转换器 - 高速ADC(>10MSPS) - 模数转换器 - 德州仪器

产品描述

The ADC16DV160 is a monolithic dual channel high performance CMOS analog-to-digital converter capable of converting analog input signals into 16-bit digital words at rates up to 160 Mega Samples Per Second (MSPS). This converter uses a differential, pipelined architecture with digital error correction and an on-chip sample-and-hold circuit to minimize power consumption and external component count while providing excellent dynamic performance. Automatic power-up calibration enables excellent dynamic performance and reduces part-to-part variation, and the ADC16DV160 can be re-calibrated at any time through the 3-wire Serial Peripheral Interface (SPI). An integrated low noise and stable voltage reference and differential reference buffer amplifier eases board level design. The on-chip duty cycle stabilizer with low additive jitter allows a wide range of input clock duty cycles without compromising dynamic performance. A unique sample-and-hold stage yields a full-power bandwidth of 1.4 GHz. The interface between the ADC16DV160 and a receiver block can be easily verified and optimized via fixed pattern generation and output clock position features. The digital data is provided via dual data rate LVDS outputs – making possible the 68-pin, 10 mm x 10 mm VQFN package. The ADC16DV160 operates on dual power supplies of +1.8V and +3.0V with a power-down feature to reduce power consumption to very low levels while allowing fast recovery to full operation.

产品特性

Low Power Consumption
On-Chip Precision Reference and Sample-and-Hold Circuit
On-Chip Automatic Calibration During Power-Up
Dual Data Rate LVDS Output Port
Dual Supplies: 1.8V and 3.0V Operation
Selectable Input Range: 2.4 and 2.0 VPP
Sampling Edge Flipping with Clock Divider by 2 Option
Internal Clock Divide by 1 or 2
On-Chip Low Jitter Duty-Cycle Stabilizer
Power-Down and Sleep Modes
Output Fixed Pattern Generation
Output Clock Position Adjustment
3-Wire SPI
Offset Binary or 2's Complement Data Format
68-Pin VQFN Package (10x10x0.8, 0.5mm Pin-Pitch)

Key Specifications

Resolution: 16 Bits
Conversion Rate: 160 MSPS
SNR (@FIN = 30 MHz): 78 dBFS (typ)
SNR (@FIN = 197 MHz): 76 dBFS (typ)
SFDR (@FIN = 30 MHz): 95 dBFS (typ)
SFDR (@FIN = 197 MHz): 89 dBFS (typ)
Full Power Bandwidth: 1.4 GHz (typ)
Power Consumption:
- Core per channel: 612 mW (typ)
- LVDS Driver: 117 mW (typ)
- Total: 1.3W (typ)
Operating Temperature Range (-40°C ~ 85°C)

下面可能是您感兴趣的TI德州仪器公司高速ADC(>10MSPS)元器件

TI公司产品现货专家，订购TI公司产品不限最低起订量，TI芯片大陆现货即时发货，香港库存3-5天发货，海外库存7-10天发货

寻找全球TI代理商现货货源 - TI公司（德州仪器）电子元件在线订购