

- LP5910DRV18EVM - 开发板,套件,编程器 > 评估板 > 线性稳压器评估板
- 74ALVCH162244GRG4 - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- TLV1822DGKR - 集成电路(IC) > 线性 > 比较器
- LP8556SQX-E09/NOPB - 集成电路(IC) > 电源管理(PMIC) > LED 驱动器
- PCM2705DB - 集成电路(IC) > 数据采集 > ADC/DAC - 特殊用途
- SN75C1168PWR - 集成电路(IC) > 接口 > 驱动器,接收器,收发器
- SN74LS623DWR - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- TLV2543CDWR - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- SN74TVC3306DCTRE4 - 集成电路(IC) > 逻辑 > 专用逻辑器件
- 74ACT11257NG4 - 集成电路(IC) > 逻辑 > 信号开关,多路复用器,解码器
- OMAPL138BZWT3 - 集成电路(IC) > 嵌入式 > 微处理器
- ADC32J45IRGZT - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- SN74LV05ANS - 集成电路(IC) > 逻辑 > 门和反相器
- BQ50002AEVM-607 - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- TPS75518KTTTG3 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- LM239ADR - 集成电路(IC) > 线性 > 比较器
- LP3982ILDX-ADJ - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- SN74LV573ATRGYR - 集成电路(IC) > 逻辑 > 锁存器
- LMK3H0102A01DRERR - 集成电路(IC) > 时钟/定时 > 应用特定时钟/定时
- TMS5700914APZQQ1 - 集成电路(IC) > 嵌入式 > 微控制器



CDCE706 - 可编程 3-PLL 时钟合成器/乘法器/除法器
CDCE706是TI德州仪器公司的一款通用产品,CDCE706是可编程 3-PLL 时钟合成器/乘法器/除法器,本站介绍了CDCE706的封装应用图解、特点和优点、功能等,并给出了与CDCE706相关的TI元器件型号供参考。
CDCE706 - 可编程 3-PLL 时钟合成器/乘法器/除法器 - 通用 - 时钟发生器 - 德州仪器
The CDCE706 is one of the smallest and powerful PLL synthesizer / multiplier / divider available today. Despite its small physical outlines, the CDCE706 is very flexible. It has the capability to produce an almost independent output frequency from a given input frequency.
The input frequency can be derived from a LVCMOS, differential input clock, or a single crystal. The appropriate input waveform can be selected via the SMBus data interface controller.
To achieve an independent output frequency the reference divider M and the feedback divider N for each PLL can be set to values from 1 up to 511 for the M-Divider and from 1 up to 4095 for the N-Divider. The PLL-VCO (voltage controlled oscillator) frequency than is routed to the free programmable output switching matrix to any of the six outputs. The switching matrix includes an additional 7-bit post-divider (1-to-127) and an inverting logic for each output.
The deep M/N divider ratio allows the generation of zero ppm clocks from any reference input frequency (e.g., a 27-MHz).
The CDCE706 includes three PLLs of those one supports SSC (spread-spectrum clocking). PLL1, PLL2, and PLL3 are designed for frequencies up to 300 MHz and optimized for zero-ppm applications with wide divider factors.
PLL2 also supports center-spread and down-spread spectrum clocking (SSC). This is a common technique to reduce electro-magnetic interference. Also, the slew-rate controllable (SRC) output edges minimize EMI noise.
Based on the PLL frequency and the divider settings, the internal loop filter components will be automatically adjusted to achieve high stability and optimized jitter transfer characteristic of the PLL.
The device supports non-volatile EEPROM programming for easy-customized application. It is preprogrammed with a factory default configuration (see Figure 13) and can be reprogrammed to a different application configuration before it goes onto the PCB or re-programmed by in-system programming. A different device setting is programmed via the serial SMBus Interface.
Two free programmable inputs, S0 and S1, can be used to control for each application the most demanding logic control settings (outputs disable to low, outputs 3-state, power down, PLL bypass, etc).
The CDCE706 has three power supply pins, VCC, VCCOUT1, and VCCOUT2. VCC is the power supply for the device. It operates from a single 3.3-V supply voltage. VCCOUT1 and VCCOUT2 are the power supply pins for the outputs. VCCOUT1 supplies the outputs Y0 and Y1 and VCCOUT2 supplies the outputs Y2, Y3, Y4, and Y5. Both outputs supplies can be 2.3 V to 3.6 V. At output voltages lower than 3.3 V, the output drive current is limited.
The CDCE706 is characterized for operation from -40°C to 85°C.
- High Performance 3:6 PLL Based Clock Synthesizer / Multiplier / Divider
- User Programmable PLL Frequencies
- EEPROM Programming Without the Need to Apply High Programming Voltage
- Easy In-Circuit Programming via SMBus Data Interface
- Wide PLL Divider Ratio Allows 0-ppm Output Clock Error
- Clock Inputs Accept a Crystal or a Single-Ended LVCMOS or a Differential Input Signal
- Accepts Crystal Frequencies from 8 MHz up to 54 MHz
- Accepts LVCMOS or Differential Input Frequencies up to 200 MHz
- Two Programmable Control Inputs [S0/S1, A0/A1] for User Defined Control Signals
- Six LVCMOS Outputs with Output Frequencies up to 300 MHz
- LVCMOS Outputs can be Programmed for Complementary Signals
- Free Selectable Output Frequency via Programmable Output Switching Matrix [6x6] Including 7-Bit Post-Divider for Each Output
- PLL Loop Filter Components Integrated
- Low Period Jitter (Typ 60 ps)
- Features Spread Spectrum Clocking (SSC) for Lowering System EMI
- Programmable Output Slew-Rate Control (SRC) for Lowering System EMI
- 3.3-V Device Power Supply
- Industrial Temperature Range -40°C to 85°C
- Development and Programming Kit for Easy PLL Design and Programming (TI Pro-Clock™)
- Packaged in 20-Pin TSSOP
- UC1843-HIREL - 电流模式 PWM 控制器
- TMS320F28031 - Piccolo 微处理器
- ONET1151M - 具有输出波形整形的 11.35Gbps 差动调制器驱动器
- SN74TVC3306 - 双路钳位电压
- TLK3134 - 4 通道 600Mbps 至 3.75Gbps 多速率收发器
- PCA9548A - 具有复位功能的 8 通道 I2C 开关
- TMP441 - 具有自动 β、N 因数和串联电阻校正的 ±1°C 远程和本地温度传感器
- MSP430AFE232 - 16 位超低功耗微处理器,具有 8kB 闪存、512B RAM 和 2 段 SD24
- TPS3128E18 - 采用 5/SOT23 封装且具有看门狗和 /MR 的单通道 (1.8V) SVS
- SN74LVC2G32-EP - 增强型产品双路 2 输入正或门



