

- LM22675QMRE-ADJ/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- BOOSTXL-TPS650861 - 开发板,套件,编程器 > 编程器、仿真器和调试器
- MSP430F2254IYFFR - 集成电路(IC) > 嵌入式 > 微控制器
- ADS5546IRGZRG4 - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- BQ51051BRHLT - 电源管理IC - 电源管理 - 专用型
- TS5A1066YZPR - 集成电路(IC) > 接口 > 模拟开关,多路复用器,解复用器
- MCT8316Z0RRGFR - 集成电路(IC) > 电源管理(PMIC) > 电机驱动器,控制器
- TL16C2550RHBG4 - 集成电路(IC) > 接口 > UART(通用异步接收器发送器)
- SN74SSTU32864DZKER - 集成电路(IC) > 逻辑 > 专用逻辑器件
- SN74HC04DR - 集成电路(IC) > 逻辑 > 门和反相器
- PT6213P - 板安装电源 > 直流转换器
- UCC39161DP - 集成电路(IC) > 电源管理(PMIC) > 热插拔控制器
- TPS71533QDCKRM3Q1 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- LM3200TL/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- TPS7A2433DBVR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性
- TLV2782AIP - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- TL431BCDBVT - 集成电路(IC) > 电源管理(PMIC) > 电压基准
- MSC1210Y4PAGT - 集成电路(IC) > 数据采集 > ADC/DAC - 特殊用途
- MSP430F6747AIPEU - 集成电路(IC) > 嵌入式 > 微控制器
- LP5910-1.8DRVR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - 线性



SN74LV138A - 3 线路到 8 线路解码器/多路解复用器
SN74LV138A是TI德州仪器公司的一款解码器/编码器/多路复用器产品,SN74LV138A是3 线路到 8 线路解码器/多路解复用器,本站介绍了SN74LV138A的封装应用图解、特点和优点、功能等,并给出了与SN74LV138A相关的TI元器件型号供参考。
SN74LV138A - 3 线路到 8 线路解码器/多路解复用器 - 解码器/编码器/多路复用器 - 特殊逻辑 - 德州仪器
- 2-V to 5.5-V VCC Operation
- Max tpd of 9.5 ns at 5 V
- Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
- Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
DESCRIPTION/ORDERING INFORMATION
The 'LV138A devices are 3-line to 8-line decoders/demultiplexers designed for 2-V to 5.5-V VCC operation.
These devices are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.
The conditions at the binary-select inputs (A, B, C) and the three enable inputs (G1, G2A, G2B) select one of eight output lines. The two active-low (G2A, G2B) and one active-high (G1) enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.
These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.
- UCC2800-Q1 - 汽车类低功率 BiCMOS 电流模式 PWM
- TAS5112A - 50W 立体声数字放大器功率级
- TPS7A6933-Q1 - 汽车类、高压、超低静态电流、低压降稳压器
- CSD95375Q4M - 同步降压 NexFET? 功率级,CSD95375Q4M
- CSD13381F4 - 12V N 通道 NexFET? 功率 MOSFET,CSD13381F4
- BQ24313 - Charger front end protection IC with 30V max Vin and 10.5V OVP
- MSP430FR6928 - Havok 固定信号微控制器(不带 ESI)
- CDCM61001 - 1:1 超低抖动晶体时钟发生器
- DAC102S085 - 具有轨至轨输出的 10 位微功耗双路数模转换器
- SN74ACT373 - 具有三态输出的八路 D 类透明锁存器



