

- SN74LV163APWRG4 - 集成电路(IC) > 逻辑 > 计数器,除法器
- CDCM6208V1EVM - 开发板,套件,编程器 > 评估板 > 评估和演示板及套件
- TLC2254AMJB - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- PT5105C - 板安装电源 > 直流转换器
- LM27342QMY/NOPB - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- TPS6208818YFPR - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- LM2772SDX - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- TPS6281006QWRWYRQ1 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- ADS7953SDBTR - 集成电路(IC) > 数据采集 > 模数转换器(ADC)
- TPA3003D2PFB - 集成电路(IC) > 线性 > 放大器 > 音频放大器
- OPA837IDBVR2 - 集成电路(IC) > 线性 > 放大器 > 仪器,运算放大器,缓冲器
- SN74ABTR2245DBRE4 - 集成电路(IC) > 逻辑 > 缓冲器,驱动器,接收器,收发器
- TPS61085PWRG4 - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- PT3328N - 直流转换器
- PT6447A - 直流转换器
- TPS54678RTER - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- BQ20Z80DBT-V110 - 集成电路(IC) > 电源管理(PMIC) > 电池管理
- BQ24261RGET - 集成电路(IC) > 电源管理(PMIC) > 电池充电器
- TPS54315QPWRDN - 集成电路(IC) > 电源管理(PMIC) > 稳压器 - DC-DC 开关稳压器
- TRS3222ECDWRG4 - 集成电路(IC) > 接口 > 驱动器,接收器,收发器



SN74LV138A - 3 线路到 8 线路解码器/多路解复用器
SN74LV138A是TI德州仪器公司的一款解码器/编码器/多路复用器产品,SN74LV138A是3 线路到 8 线路解码器/多路解复用器,本站介绍了SN74LV138A的封装应用图解、特点和优点、功能等,并给出了与SN74LV138A相关的TI元器件型号供参考。
SN74LV138A - 3 线路到 8 线路解码器/多路解复用器 - 解码器/编码器/多路复用器 - 特殊逻辑 - 德州仪器
- 2-V to 5.5-V VCC Operation
- Max tpd of 9.5 ns at 5 V
- Typical VOLP (Output Ground Bounce) <0.8 V at VCC = 3.3 V, TA = 25°C
- Typical VOHV (Output VOH Undershoot) >2.3 V at VCC = 3.3 V, TA = 25°C
- Support Mixed-Mode Voltage Operation on All Ports
- Ioff Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)
DESCRIPTION/ORDERING INFORMATION
The 'LV138A devices are 3-line to 8-line decoders/demultiplexers designed for 2-V to 5.5-V VCC operation.
These devices are designed for high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When employed with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoder is negligible.
The conditions at the binary-select inputs (A, B, C) and the three enable inputs (G1, G2A, G2B) select one of eight output lines. The two active-low (G2A, G2B) and one active-high (G1) enable inputs reduce the need for external gates or inverters when expanding. A 24-line decoder can be implemented without external inverters and a 32-line decoder requires only one inverter. An enable input can be used as a data input for demultiplexing applications.
These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down.
- ADC12DL065 - 双路 12 位、65 MSPS、A/D 转换器
- SN75ALS176B - 差动总线收发器
- CD4070B - CMOS 四路异或门
- SN65HVD11-HT - 高温 3.3V RS-485 收发器
- UCC27223 - 高效预测同步降压驱动器
- AM1705 - Sitara 处理器
- MAX4594 - 单通道 10Ω SPST 模拟开关
- SN54ALS11A - 三路 3 输入正与门
- SN74ABT18646 - 具有 18 位总线收发器和寄存器的扫描测试设备
- TPS62111 - 采用 QFN-16 封装的 3.3V 1.5A 输出 17V 输入的步降转换器



